Your browser does not support JavaScript!
http://iet.metastore.ingenta.com
1887

Dual-metastability FPGA-based true random number generator

Dual-metastability FPGA-based true random number generator

For access to this article, please select a purchase option:

Buy article PDF
$19.95
(plus tax if applicable)
Buy Knowledge Pack
10 articles for $120.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Name:*
Email:*
Your details
Name:*
Email:*
Department:*
Why are you recommending this title?
Select reason:
 
 
 
 
 
Electronics Letters — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

A novel concept of a true random number generator (TNRG) based on two metastable flip-flops in a FPGA circuit is introduced. Most of metastable based TRNG solutions are based on the assumption of a D-latch (flip-flop) state's uncertainty which is the source of randomness. In the proposed approach direct proximity of the metastable point is not necessary. Difference of the time of response of a pair of nearly metastable flip-flops lies upon the proposed circuit's principle of operation. It can be implemented in common programmable FPGA or CPLD circuits ensuring randomness quality-passing NIST, Diehard and Matlab tests.

References

    1. 1)
      • 4. Tokunaga, C., Blaauw, D., Mudge, T.: ‘True random number generator with a metastability-based quality control’, IEEE J. Solid-State Circuits, 2008, 43, (1), pp. 7885 (doi: 10.1109/JSSC.2007.910965).
    2. 2)
      • 9. Suresh, V.B., Burleson, W.P.: ‘Entropy extraction in metastability-based TRNG’. Proc. IEEE Int. Symp. on Hardware-Oriented Security and Trust, (HOST), Anaheim, CA, USA, June 2010, pp. 135140.
    3. 3)
      • 10. Ruskhin, A., Soto, J., Nechvatal, J.: ‘A Statistical Test Suite for Random and Pseudorandom Number Generators for Cryptographic Applications’, Special Publication SP 800-22, National Institute of Standards and Technology, 2001.
    4. 4)
      • 1. Jun, B., Kocher, P.: ‘The Intel Random Number Generator’, White Paper Prepared for Intel, 1999, 4.
    5. 5)
      • 6. Van Noije, W.A.M., Liu, W.T., Navarro, Jr, J.S.: ‘Metastability behavior of mismatched CMOS flip-flops using state diagram analysis’. Proc. of IEEE Custom Integrated Circuits Conf., San Diego, CA, USA, May 1993, pp. 27.7.127.7.4.
    6. 6)
      • 7. Sakurai, T.: ‘Optimization of CMOS arbiter and synchronizer circuits with submicrometer MOSFET's’, IEEE J. Solid-State Circuits, 1988, 23, (4), pp. 901906 (doi: 10.1109/4.340).
    7. 7)
      • 8. Zhou, J., Kinniment, D.J., Dike, C.E.: ‘On-chip measurement of deep metastability in synchronizers’, IEEE J. Solid-State Circuits, 2008, 43, (2), pp. 550557 (doi: 10.1109/JSSC.2007.913160).
    8. 8)
      • 3. Pyo, C., Pae, S., Lee, G.: ‘DRAM as source of randomness’, Electron. Lett., 2009, 45, (1) (doi: 10.1049/el:20091899).
    9. 9)
      • 5. Wieczorek, P.Z., Opalski, L.J.: ‘Non-linear modeling of resolve time in D-latch circuits’. Proc. of Mixed Design of Integrated Circuits and Systems (MIXDES), 18th Int. Conf., Gilwice, Poland, June/2011, Vol. 18, pp. 456459.
    10. 10)
      • 2. Coleman, P.: ‘Behind Intel's new random-number generator’, IEEE Spectrum, 2011, 8.
http://iet.metastore.ingenta.com/content/journals/10.1049/el.2012.4126
Loading

Related content

content/journals/10.1049/el.2012.4126
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading
This is a required field
Please enter a valid email address