Your browser does not support JavaScript!
http://iet.metastore.ingenta.com
1887

access icon free Parallel array histogram architecture for embedded implementations

Proposed is a parallel array histogram architecture (PAHA) suitable for embedded implementations. The PAHA uses a register array instead of a memory block to store the histogram bins. In each step, M inputs can be processed in parallel to update the histogram bins without any additional latency. Also described is a second version of the PAHA with a flexible number of inputs, potentially avoiding the need for multiple PAHAs in a single application. Implementation results show that the architecture can achieve a super-linear speed-up of 43.75× for a 16-way PAHA when compared to a software implementation in a general-purpose processor.

References

    1. 1)
      • 4. Muller, S.: ‘A new programmable VLSI architecture for histogram and statistics computation in different windows’. Proc. ICIP, Washington, DC, USA, 1995, pp.7376.
    2. 2)
      • 1. Farah, R., Gan, Q., Langlois, J.M.P., Bilodeau, G.A., Savaria, Y.: ‘A tracking algorithm suitable for embedded systems implementation’. Proc. of IEEE ICECS 2011, Beirut, Lebanon, 2011, pp. 256259.
    3. 3)
      • 3. Shahbahrami, A., Juurlink, B., Vassiliadis, S.: ‘SIMD vectorization of histogram functions’. Proc. of ASAP, Montreal, Quebec, Canada, 2007, pp.174179.
    4. 4)
      • 8. Cadenas, J.O., Sherratt, R.S., Huerta, P., Kao, W.C.: ‘Parallel pipelined array architectures for real-time histogram computation in consumer devices’, IEEE Trans. Consum. Electron., 2011, 57, (4), pp. 14601464 (doi: 10.1109/TCE.2011.6131111).
    5. 5)
      • 6. Jamro, E., Wielgosz, M., Wiatr, K.: ‘FPGA implementation of the strongly parallel histogram equalization’. Proc. IEEE Workshop on DDECS, Krakow, Poland2007, pp. 16.
    6. 6)
      • 5. Shahbahrami, A., Hur, J.Y., Juulink, B., Wong, S.: ‘FPGA implementation of parallel histogram computation’. 2nd HiPEAC Workshop on Reconfigurable Computing, Göteborg, Sweden, 2008, pp. 6372.
    7. 7)
      • 10. Tensilica Inc, Xtensa LX microprocessor data book for Xtensa LX2 processor cores, 2007.
    8. 8)
      • 7. Cadenas, J.O., Sherratt, R.S., Huerta, P.: ‘Parallel pipelined histogram architectures’, Electron. Lett., 2011, 47, pp. 11181120 (doi: 10.1049/el.2011.2390).
    9. 9)
      • 2. Medeiros, H., Holguin, G., Shin, P.J., Park, J.: ‘A parallel histogram-based particle filter for object tracking on SIMD-based smart cameras’, Comput. Vis. Image Underst., 2010, 114, (11) (doi: 10.1016/j.cviu.2010.03.020).
    10. 10)
      • 9. Verma, A.K., Ienne, P.: ‘Automatic synthesis of compressor trees: re-evaluating large counters’. Proc. of DATE, San Jose, CA, USA, 2007 pp. 443448.
    11. 11)
    12. 12)
    13. 13)
      • Verma, A.K., Ienne, P.: `Automatic synthesis of compressor trees: re-evaluating large counters', Proc. of DATE, 2007, San Jose, CA, USA, p. 443–448.
    14. 14)
    15. 15)
      • Jamro, E., Wielgosz, M., Wiatr, K.: `FPGA implementation of the strongly parallel histogram equalization', Proc. IEEE Workshop on DDECS, 2007, Krakow, Poland, p. 1–6.
    16. 16)
      • Shahbahrami, A., Juurlink, B., Vassiliadis, S.: `SIMD vectorization of histogram functions', Proc. of ASAP, 2007, Montreal, Quebec, Canada, p. 174–179.
    17. 17)
      • Farah, R., Gan, Q., Langlois, J.M.P., Bilodeau, G.A., Savaria, Y.: `A tracking algorithm suitable for embedded systems implementation', Proc. of IEEE ICECS 2011, 2011, Beirut, Lebanon, p. 256–259.
    18. 18)
      • Tensilica Inc, Xtensa LX microprocessor data book for Xtensa LX2 processor cores, 2007.
    19. 19)
      • Shahbahrami, A., Hur, J.Y., Juulink, B., Wong, S.: `FPGA implementation of parallel histogram computation', 2ndHiPEAC Workshop on Reconfigurable Computing, 2008, Göteborg, Sweden, p. 63–72.
    20. 20)
      • Muller, S.: `A new programmable VLSI architecture for histogram and statistics computation in different windows', Proc. ICIP, 1995, Washington, DC, USA, p. 73–76.
http://iet.metastore.ingenta.com/content/journals/10.1049/el.2012.2701
Loading

Related content

content/journals/10.1049/el.2012.2701
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading
This is a required field
Please enter a valid email address