Enhancing accuracy of low-dropout regulator susceptibility extraction with on-chip sensors

Access Full Text

Enhancing accuracy of low-dropout regulator susceptibility extraction with on-chip sensors

For access to this article, please select a purchase option:

Buy article PDF
£12.50
(plus tax if applicable)
Add to cart
Buy Knowledge Pack
10 articles for £75.00
(plus taxes if applicable)
Add to cart

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Name:*
Email:*
Your details
Name:*
Email:*
Department:*
Why are you recommending this title?
Select reason:
 
 
 
 
 
Electronics Letters — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

© The Institution of Engineering and Technology
Published

Presented is a new test method that consists in monitoring on-chip internal voltages during susceptibility tests of integrated circuits. An on-chip sensor was installed at several internal nodes within low-dropout regulators to measure the distortion of internal signals induced by the coupling of electromagnetic interference. The comparison between external and internal measurement results shows that on-chip sensor techniques enhance the extraction of circuit susceptibility levels, especially at high frequencies.

Inspec keywords: voltage regulators; integrated circuit testing; electromagnetic interference

Other keywords: accuracy enhancment; low-dropout regulator susceptibility extraction; on-chip internal voltages; electromagnetic interference; integrated circuits; on-chip sensors; circuit susceptibility levels; susceptibility tests

Subjects: Power electronics, supply and supervisory circuits; Electromagnetic compatibility and interference; Semiconductor integrated circuit design, layout, modelling and testing

References

    1. 1)
      • Ben Dhia, S., Boyer, A., Vrignon, B., Deobarro, M.: `IC immunity modeling process validation using on-chip measurements', 2011 12th Latin American Test Workshop (LATW), March 2011, Porto de Galinhas, Brazil, p. 1-6.
    2. 2)
      • Vrignon, B., Ben Dhia, S.: `On-chip sampling sensors for high frequency signals measurement: evolution and improvements', Proc. 5th IEEE Int. Caracas Conf. on Devices, Circuits and Systems, Punta Cana, Dominican Republic, November 2004.
    3. 3)
    4. 4)
    5. 5)
      • S. Ben Dhia , M. Ramdani , E. Sicard . (2006) Electromagnetic compatibility of integrated circuits: techniques for low emission and susceptibility.
    6. 6)
      • IEC 623132-4: Integrated Circuits, Measurement of Electromagnetic Immunity – Part 4: Direct RF Power Injection Method.
    7. 7)
http://iet.metastore.ingenta.com/content/journals/10.1049/el.2012.0407
Loading

Related content

content/journals/10.1049/el.2012.0407
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading