© The Institution of Engineering and Technology
Solid electrolytes with a small on-state resistance enable a large read margin and high speed for programmable metallisation cell memory devices. It has been believed that the increase of control current is the only effective method of on-state resistance reduction, but it does not reflect a requirement for low power consumption. Proposed is a new approach to reduce on-state resistance while maintaining the control current. It was found that nitrogen doping into the SbTe chalcogenide glass, constituting solid electrolytes, decreased on-state resistance and stabilised the switching characteristics of the fabricated devices. The nitrogen-doped SbTe chalcogenide glass formed into the solid electrolyte of a small thickness, which resulted in reduced on-state resistance.
References
-
-
1)
-
Sakamoto, T., Banno, N., Iguchi, N., Kawaura, H., Sunamura, H., Fujieda, S., Terabe, K., Hasegawa, T., Aono, M.: `Ta', Proc. of IEEE Symp. VLSI Technology, 2007, Kyoto, Japan.
-
2)
-
M.N. Kozicki ,
C. Gopalan ,
M. Balakrishnan ,
M. Mitkova
.
A low-power nonvolatile switching element based on copper-tungsten oxide solid electrolyte.
IEEE Trans. Nanotechnol.
-
3)
-
S.-J. Shih ,
W.-H. Tuan
.
Solubility of silver and palladium in BaTiO3.
J. Am. Ceram. Soc.
-
4)
-
N.E. Gilbert ,
M.N. Kozicki
.
An embeddable multilevel-cell solid electrolyte memory array.
IEEE J. Solid-State Circuits
-
5)
-
Y.-S. Park ,
S.-Y. Lee ,
S.-M. Yoon ,
S.-W. Jung ,
B.-G. Yu ,
S.-J. Lee ,
S.-G. Yoon
.
Nonvolatile programmable metallization cell memory switching element based on Ag-doped Sb Te solid electrolyte.
Appl. Phys. Lett.
-
6)
-
7)
-
S. Lee ,
A. Lee ,
C.-H. Je ,
M.-L. Lee ,
G. Hwang ,
C.-A. Choi
.
1.5 V sub-mW CMOS interface circuit for capacitive sensor applications in ubiquitous sensor networks.
ETRI J.
-
8)
-
T. Sakamoto ,
H. Sunamura ,
H. Kawaura ,
T. Hasegawa ,
T. Nakayama ,
M. Aono
.
Nanometer-scale switches using copper sulfide.
Appl. Phys. Lett.
-
9)
-
A. Thanachayanont ,
S. Sirimasakul
.
Ultra-low-power differential ISFET/REFET Readout circuit.
ETRI J.
-
10)
-
S.-Y. Lee ,
S.-M. Yoon ,
Y.-S. Park ,
B.-G. Yu ,
S.-H. Kim ,
S.-H. Lee
.
Low power and high speed phase-change memory devices with silicon-germanium heating layers.
J. Vac. Sci. Technol. B
-
11)
-
A. Thanachayanont ,
S. Sangtong
.
Low-voltage current-sensing CMOS interface circuit for piezo-resistive pressure sensor.
ETRI J.
http://iet.metastore.ingenta.com/content/journals/10.1049/el.2012.0308
Related content
content/journals/10.1049/el.2012.0308
pub_keyword,iet_inspecKeyword,pub_concept
6
6