© The Institution of Engineering and Technology
A pixel architecture is introduced which allows a drastic reduction of the column capacitance of a monolithic pixel array. It consists of a classic 4T pixel architecture together with an extra switch added at regular positions in the column array and shared by a group of pixels of the column. In this way, each pixel will see an output capacitance proportional to the number of pixels sharing the extra switch and the total number of extra switches.
References
-
-
1)
-
J.H. Park ,
S. Aoyama ,
T. Watanabe ,
K. Isobe ,
S. Kawahito
.
A high-speed low-noise CMOS image sensor with 13-b column-parallel single-ended cyclic ADCs.
IEEE Trans. Electron Devices.
,
11 ,
2414 -
2422
-
2)
-
Ishikawa, M.: `New application areas made possible by high speed vision', Proc. Int. Image Sensing Workshop, June 2011, Hokkaido, Japan.
-
3)
-
S. Lim ,
J. Cheon ,
Y. Chae ,
W. Jung ,
D.-H. Lee ,
M. Kwon ,
K. Yoo ,
S. Ham ,
G. Han
.
A 240-frames/s 2.1-Mpixel CMOS image sensor with column-shared cyclic ADCs.
IEEE J. Solid-State Circuits
,
9 ,
2073 -
2083
-
4)
-
Meynants, G., Lepage, G., Bogaerts, J., Vanhorebeek, G., Wang, X.: `Limitations to the frame rate of high speed image sensors', Int. Image Sensor Workshop, 2009, Bergen, Norway.
http://iet.metastore.ingenta.com/content/journals/10.1049/el.2011.2624
Related content
content/journals/10.1049/el.2011.2624
pub_keyword,iet_inspecKeyword,pub_concept
6
6