Your browser does not support JavaScript!
http://iet.metastore.ingenta.com
1887

Dynamic linear equaliser circuit

Dynamic linear equaliser circuit

For access to this article, please select a purchase option:

Buy article PDF
£12.50
(plus tax if applicable)
Buy Knowledge Pack
10 articles for £75.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Name:*
Email:*
Your details
Name:*
Email:*
Department:*
Why are you recommending this title?
Select reason:
 
 
 
 
 
Electronics Letters — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

A novel dynamic linear equaliser circuit is proposed for high-speed transceiver applications. The evaluation phase of a strong-arm latch is exploited to provide equalisation while sampling the input data. The circuit does not require any special biasing and only consumes power during transitions, which makes it superior compared to traditional continuous-time linear equalisers followed by samplers in terms of power efficiency and process scalability.

References

    1. 1)
    2. 2)
      • Sugita, H., Sunaga, K., Yamaguchi, K., Mizuno, M.: `A 16Gb/s 1st-tap FFE and 3-tap DFE in 90nm CMOS', Proc. IEEE ISSCC, February 2010, San Francisco, CA, USA, 8, p. 162–163.
http://iet.metastore.ingenta.com/content/journals/10.1049/el.2011.0922
Loading

Related content

content/journals/10.1049/el.2011.0922
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading
Correspondence
This article has following corresponding article(s):
Interview
This is a required field
Please enter a valid email address