Way-tracking set-associative caches

Way-tracking set-associative caches

For access to this article, please select a purchase option:

Buy article PDF
(plus tax if applicable)
Buy Knowledge Pack
10 articles for $120.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Your details
Why are you recommending this title?
Select reason:
Electronics Letters — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

A method for reducing the power consumption of set-associative caches is proposed. The method tracks the way information of all cache blocks and allows access of only those ways that potentially contain the requested block. When used for a 512KB eight-way 64B-block L2 cache, the method reduces the energy consumption by 79%.


    1. 1)
      • Inoue, K., Ishihara, T., Murakami, K.: `Way-predicting set-associative cache for high performance and low energy consumption', Proc. ISLPED, 1999, San Diego, CA, USA, p. 273–275.
    2. 2)
      • Hasegawa, A.: `SH3: high code density, low power', Proc. MICRO, 1995, Ann Arbor, MI, USA, p. 11–19.
    3. 3)
      • Burger, D., Austin, T.: `The SimpleScalar tool set, Version 2.0’. University of Wisconsin-Madison Computer Science', 1342, Tech. Rep., June 1997.
    4. 4)
      • Shivakumar, P., Jouppi, N.P.: `CACTI 3.0: an integrated cache timing, power, and area model', 2001/2, WRL Research Rep., August 2001.

Related content

This is a required field
Please enter a valid email address