© The Institution of Engineering and Technology
A new four-transistor dynamic CAM (DCAM) is introduced. The DCAM design addresses the inherent data retention problem by proposing a modified sensing scheme. The results indicate over an order of magnitude improvement in data retention time. In addition, the DCAM structure realises a decoupled match-line structure, which enables high density configurations not possible from previous 4T CAM approaches.
References
-
-
1)
-
Barth, J., Plass, D., Nelson, E., Hwang, C., Gredeman, G., Sperling, M., Mathews, A., Reohr, W., Nari, K., Cae, N.: `A 45 nm SOI embedded DRAM macro for POWER7TM 32MB on-chip L3 cache', Int. Solid-State Circuits Conf., February 2010, San Francisco, CA, USA, p. 342–343.
-
2)
-
Y.-J. Chang
.
90 nm TCAM cell design with leakage suppression technique.
Electron. Lett.
,
6 ,
300 -
302
-
3)
-
J.P. Wade ,
C.G. Sodini
.
Dynamic cross-coupled bit-line content addressable memory cell for high-density arrays.
IEEE J. Solid-State Circuits
,
1 ,
119 -
121
-
4)
-
Delgado-Frias, J.G., Yu, A., Nyathi, J.: `A dynamic content addressable memory using a 4-transistor cell', 3rdInt. Workshop on Design of Mixed-Mode Integrated Circuits and Applications, 1999, Puerto Vallarta, Mexico, p. 110–113.
-
5)
-
J.G. Delgado-Frias ,
J. Nyathi ,
S.B. Tatapudi
.
Decoupled dynamic ternary content addressable memories.
IEEE Trans. Circuits Syst. I
,
10 ,
2139 -
2147
http://iet.metastore.ingenta.com/content/journals/10.1049/el.2010.7283
Related content
content/journals/10.1049/el.2010.7283
pub_keyword,iet_inspecKeyword,pub_concept
6
6