Your browser does not support JavaScript!

Dual-mode VCO gain topology for reducing in-band noise and reference spur of PLL in 65 nm CMOS

Dual-mode VCO gain topology for reducing in-band noise and reference spur of PLL in 65 nm CMOS

For access to this article, please select a purchase option:

Buy article PDF
(plus tax if applicable)
Buy Knowledge Pack
10 articles for $120.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Your details
Why are you recommending this title?
Select reason:
Electronics Letters — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

A new topology in PLL architecture dual-mode KVCO (DMK) to reduce in-band noise and reference spurs is presented. The DMK PLL also adopts the technique to shrink the spurs by modulating the control voltage. The prototype DMK PLL is implemented in a 65 nm CMOS and shows about 3 ps RMS jitter, phase noise of −107 and −109 dBc/Hz at 100 kHz, 1 MHz offset frequency and reference spur of 68.5 dBc.


    1. 1)
      • Marutani, M.: `An 18 mW 90 to 770 MHz synthesizer with agile auto-tuning for digital TV-tuners', ISSCC Dig. Tech. Pprs, February 2006, San Francisco, CA, USA, p. 681–690.
    2. 2)
      • Hsu, C.M.: `A low-noise, wide-BW 3.6GHz digital ΔΣ fractional-N frequency synthesizer with a noise-shaping time-to-digital converter and quantization noise cancellation', ISSCC Dig. Tech. Pprs, February 2008, San Diego, CA, USA, p. 340–342.
    3. 3)

Related content

This is a required field
Please enter a valid email address