http://iet.metastore.ingenta.com
1887

1.8 dB NF 3.6 mW CMOS active balun low noise amplifier for GPS

1.8 dB NF 3.6 mW CMOS active balun low noise amplifier for GPS

For access to this article, please select a purchase option:

Buy article PDF
£12.50
(plus tax if applicable)
Buy Knowledge Pack
10 articles for £75.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Name:*
Email:*
Your details
Name:*
Email:*
Department:*
Why are you recommending this title?
Select reason:
 
 
 
 
 
Electronics Letters — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

A 1.227 GHz low power single-ended input, differential output low noise amplifier (balun LNA) for GPS is proposed. A two stage structure with current-reused technique is adopted to achieve low power, low noise factor and high voltage gain simultaneously. The LNA is fabricated in 0.18 µm CMOS process, consuming only 2 mA current from a 1.8 V supply. The LNA is measured to exhibit a differential voltage gain of 30.4 dB and a noise figure of 1.8 dB.

References

    1. 1)
      • J. Ko , J. Kim , S. Cho , K. Lee . A 19-mW 2.6-mm2 L1/L2 dual band CMOS GPS receiver. IEEE J. Solid-State Circuits , 7 , 1414 - 1425
    2. 2)
      • Sahu, D.: `A 90 nm CMOS single-chip GPS receiver with 5 dBm out-of-band IIP3 2.0 dB NF', IEEE Int. Solid-State Circuits Conf. Tech. Dig., 2005, San Francisco, CA, USA, p. 308–309.
    3. 3)
      • Abdelrahim, T.A., Elesseily, : `A 12-mW fully integrated low-IF dual band GPS receiver on 0.13-µm CMOS', ISCAS, 2007, New Orleans, LA, USA, p. 3034–3038.
    4. 4)
      • B. Federico , E.A.M. Klumperink , B. Nauta . Wide-band CMOS low-noise amplifier exploiting thermal noise canceling. IEEE J. Solid-State Circuits , 2 , 275 - 282
    5. 5)
      • Nguyen, T.-K., Su, Y.-M., Lee, S.-G.: `A power-constrained simultaneous noise and input matching low noise amplifier design technique', IEEE ISCAS, 2004, Vancouver, BC, Canada, p. 281–284.
    6. 6)
      • T.H. Lee . (1998) The design of CMOS radio-frequency integrated circuits.
http://iet.metastore.ingenta.com/content/journals/10.1049/el.2010.3091
Loading

Related content

content/journals/10.1049/el.2010.3091
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading
This is a required field
Please enter a valid email address