Your browser does not support JavaScript!
http://iet.metastore.ingenta.com
1887

Cgs compensating V-band resistive mixer with low conversion loss at low LO power

Cgs compensating V-band resistive mixer with low conversion loss at low LO power

For access to this article, please select a purchase option:

Buy article PDF
£12.50
(plus tax if applicable)
Add to cart
Buy Knowledge Pack
10 articles for £75.00
(plus taxes if applicable)
Add to cart

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Name:*
Email:*
Your details
Name:*
Email:*
Department:*
Why are you recommending this title?
Select reason:
 
 
 
 
 
Electronics Letters — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

© The Institution of Engineering and Technology
Published

A Cgs compensating resistive mixer with low conversion loss at a low LO power level is proposed. In the proposed mixer with an additional transistor, Cgs looking at the gate applying an LO signal is reduced by Cgd, Cgs, and Cds of the additional transistor. This enables the proposed resistive mixer to have low conversion loss at a low LO power level. This enables the circuit to have high LO-RF isolation and facilitates an RF and IF matching network design. The fabricated chip size using 0.13 µm CMOS technology is 0.71 × 0.69 mm2. It achieves a conversion loss of 6.2 to 9.7 dB at an RF frequency of 56 to 63 GHz, and an input P1dB of −2.5dBm at an LO power of 0dBm. This is believed to be the lowest conversion loss among V-band resistive mixers.

Inspec keywords: transistor circuits; mixers (circuits); CMOS integrated circuits; radiofrequency integrated circuits

Other keywords: frequency 56 GHz to 63 GHz; high LO-RF isolation; RF frequency; low LO power level; RF matching network design; size 0.13 mum; IF matching network design; transistor; Cgs compensating V-band resistive mixer; CMOS technology; low conversion loss; LO signal; loss 6.2 dB to 9.7 dB

Subjects: Modulators, demodulators, discriminators and mixers; Microwave integrated circuits; CMOS integrated circuits

References

    1. 1)
      • S.A. Mass . (1993) Microwave mixers'.
    2. 2)
      • B.M. Motlagh , S.E. Gunnarsson , M. Ferndahl , H. Zirath . Fully integrated 60-GHz single-ended resistive mixer in 90-nm CMOS technology. IEEE Microw. Wirel. Compon. Lett. , 1 , 25 - 27
    3. 3)
      • H. Ashoka , R.S. Tucker . Modes of operation in dual-gate MESFET mixers. Electron. Lett. , 11 , 428 - 429
    4. 4)
      • Gunnarsson, S.E., Zirath, H.: `A 60 GHz MMIC dual-quadrature mixer in pHEMT technology for ultra wideband IF signals and high LO to RF isolation', IEEE MTT-S Int. Microw. Symp. Dig., June 2005, 4, p. 1991–1994.
    5. 5)
    6. 6)
      • Varonen, M., Karkkainen, M., Halonen, K.A.I.: `V-band balanced resistive mixer in 65 nm CMOS', 33rdEuropean Solid State Circuits Conf., September 2007, p. 360–363, Munich, Germany.
    7. 7)
    8. 8)
      • J.M. Gilbert , C.H. Doan , S. Emami , C.B. Shung . A 4-Gbps uncompressed wireless HD A/V transceiver chipset. IEEE Micro , 2 , 56 - 64
    9. 9)
      • D.Y. Jung , W.I. Chang , K.C. Eun , C.S. Park . 60-GHz system-on-package transmitter integrating sub-harmonic frequency amplitude shift-keying modulator. IEEE Microw. Theory Tech. , 8 , 1786 - 1793
    10. 10)
      • D.Y. Jung , J.J. Lee , C.S. Park . Low-power and low NF V-band down-converter in 0.13 um CMOS. Electron. Lett. , 10 , 595 - 560
http://iet.metastore.ingenta.com/content/journals/10.1049/el.2010.2795
Loading

Related content

content/journals/10.1049/el.2010.2795
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading
Print this page
This is a required field
Please enter a valid email address