Complementation SCR for RF IC ESD protection

Complementation SCR for RF IC ESD protection

For access to this article, please select a purchase option:

Buy article PDF
(plus tax if applicable)
Buy Knowledge Pack
10 articles for £75.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Your details
Why are you recommending this title?
Select reason:
Electronics Letters — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

Complementation silicon controlled rectifiers (CSCRs) with various novel layouts are designed in 0.18 µm RF CMOS process, including general CSCR, strip CSCR (SCSCR), island-strip CSCR (ISCSCR) and island-block CSCR (IBCSCR). SCSCR has highest FOM; however, the ISCSCR has lowest parasitic capacitance. Appropriate division layout of the CSCRs should be addressed to achieve a balance between active area capacitance and edge capacitance.


    1. 1)
      • X. Du , S. Dong . Evaluation of RF electrostatic discharge (ESD) protection in 0.18-µm CMOS technology. Microelectron. Reliab. , 7 , 995 - 999
    2. 2)
      • Y. Shan , J. He , B. Hu . PLDD/NHALO-assisted low-trigger SCR for high-voltage tolerant ESD protection in foundry CMOS process without extra mask. Electron. Lett. , 1 , 40 - 42
    3. 3)
      • M.D. Ker . Whole-chip ESD protection design with efficient VDD-to-VSS ESD clamp circuits for submicron CMOS VLSI. IEEE Trans. Electron Devices , 1 , 173 - 183
    4. 4)
      • M.D. Ker , C.Y. Lin . Low-capacitance SCR with waffle layout structure for on-chip ESD protection in RF ICs. IEEE Trans. Microw. Theory Tech. , 5 , 1286 - 1294
    5. 5)
      • Di Sarro, J., Chatty, K., Gauthier, R., Rosenbaum, E.: `Evaluation of SCR-based ESD protection devices in 90 nm and 65 nm CMOS technologies', 45thIEEE Int. Annual Physics Symp., 2007, Phoenix, AZ, USA, p. 348–357.

Related content

This is a required field
Please enter a valid email address