Fully-integrated wideband CMOS VCO with improved f–V linearity and low tuning sensitivity

Access Full Text

Fully-integrated wideband CMOS VCO with improved f–V linearity and low tuning sensitivity

For access to this article, please select a purchase option:

Buy article PDF
£12.50
(plus tax if applicable)
Add to cart
Buy Knowledge Pack
10 articles for £75.00
(plus taxes if applicable)
Add to cart

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Name:*
Email:*
Your details
Name:*
Email:*
Department:*
Why are you recommending this title?
Select reason:
 
 
 
 
 
Electronics Letters — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

© The Institution of Engineering and Technology
Published

A technique to improve the linearity of the frequency–voltage (f–V) characteristic and to reduce the differential tuning sensitivity, KVCO, of voltage-controlled oscillators (VCOs) is proposed. The VCO designed using the linearisation technique is tunable from 806 to 1113 MHz with a 34% tuning range and exhibits a nearly constant KVCO of 62 MHz/V over the entire frequency range.

Inspec keywords: voltage-controlled oscillators; linearisation techniques; CMOS integrated circuits; UHF oscillators

Other keywords: wideband CMOS VCO; low tuning sensitivity; frequency 806 MHz to 1113 MHz; frequency-voltage linearity; linearisation technique; voltage-controlled oscillators; differential tuning sensitivity

Subjects: Oscillators; CMOS integrated circuits; Nonlinear network analysis and design; Microwave circuits and devices

References

    1. 1)
      • Ayranci, E., Christensen, K., Andreani, P.: `Enhancement of VCO linearity and phase noise by implementing frequency locked loop', Proc. EUROCON, September 2007, Warsaw, Poland, p. 2593–2599.
    2. 2)
      • J. Lee , Y.-G. Kim , E.-J. Lee , C.-W. Kim , P. Robin . An 8-GHz SiGe HBT VCO design on a low resistive silicon substrate using GSML. IEEE Trans. Circuits Syst. I , 10 , 2128 - 2136
    3. 3)
    4. 4)
      • V. Manassewitsch . (2005) Frequency synthesizers: theory and design.
    5. 5)
http://iet.metastore.ingenta.com/content/journals/10.1049/el.2010.2472
Loading

Related content

content/journals/10.1049/el.2010.2472
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading