© The Institution of Engineering and Technology
It is shown how floating gate memory cell behaviour during retention tests can be predicted relying on static electrical stress tests. Retention tests are usually performed at high or low temperature bake to provide warning of an impending failure of the capability of memory cells to store data. These tests are very useful to screen out defective cell populations but induce significant test time overhead. To overcome this limitation, a correlation between stress time and retention time is established to anticipate retention test results. Experimental results based on an EEPROM test chip are presented in order to show the correlation between retention tests and electrical stress tests.
References
-
-
1)
-
Plantier, J., Aziza, H., Portal, J.M., Relliaud, C., Ginez, O.: `Investigation of EEPROM memories reliability during endurance and retention tests', Proc. Int. Conf. on Design & Technology of Integrated Systems in Nanoscale Era, 2009, Cairo, Egypt, p. 241–246.
-
2)
-
D. Ielmini ,
A.S. Spinelli ,
A.L. Lacaita ,
A. Modelli
.
Modeling of anomalous SILC in flash memories based on tunneling at multiple defects.
Solid-State Electron.
,
1749 -
1756
-
3)
-
Pic, D., Regnier, A., Pean, V., Ogier, J-L., Goguenheim, D.: `Dynamic stress method for accurate NVM oxide robustness evaluation for automotive applications', European Symp. on Reliability of Electron Devices, Failure Physics and Analysis, 2008, The Netherlands, p. 1318–1321.
-
4)
-
F. Lenzlinger ,
E. Snow
.
Fowler-Nordheim tunnelling into thermally grown SiO2.
J. Appl. Phys.
,
278 -
282
-
5)
-
S. Kamohara ,
T. Okumuraa
.
New physical model to explain logarithmic time dependence of data retention in flash EEPROM.
Appl. Surf. Sci.
,
19 ,
6174 -
6176
http://iet.metastore.ingenta.com/content/journals/10.1049/el.2010.1894
Related content
content/journals/10.1049/el.2010.1894
pub_keyword,iet_inspecKeyword,pub_concept
6
6