Your browser does not support JavaScript!
http://iet.metastore.ingenta.com
1887

Ultra-lightweight true random number generators

Ultra-lightweight true random number generators

For access to this article, please select a purchase option:

Buy article PDF
£12.50
(plus tax if applicable)
Buy Knowledge Pack
10 articles for £75.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Name:*
Email:*
Your details
Name:*
Email:*
Department:*
Why are you recommending this title?
Select reason:
 
 
 
 
 
Electronics Letters — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

A series of ultra-lightweight digital true random number generators (TRNGs) are presented. These TRNGs are based on the observation that, when a circuit switches from a metastable state to a bi-stable state, the resulting state may be random. Four such circuits with low hardware cost are presented: one uses an XOR gate; one uses a lookup table; one uses a multiplexer and an inverter; and one uses four transistors. The three TRNGs based on the first three circuits are implemented on a field programmable gate array and successfully pass the DIEHARD RNG tests and the National Institute of Standard and Technology (NIST) RNG tests. To the best of the authors' knowledge, the proposed TRNG designs are the most lightweight among existing TRNGs.

References

    1. 1)
      • P. Kohlbrenner , K. Gaj . (2004) An embedded true random number generator for FPGAs, Proc. of the 12th Int. Symp. on Field Programmable Gate Arrays, Monterey, CA, USA.
    2. 2)
      • J.-L. Danger , S. Guilley , P. Hoogvorst . High speed true random number generator based on open loop structures in FPGAs. Microelectron. J. , 11 , 1650 - 1656
    3. 3)
      • M. Epstein , L. Hars , R. Krasinski , M. Rosner , H. Zheng . (2003) Design and implementation of a true random number generator based on digital circuit artifacts’, Cryptographic Hardware and Embedded Systems, (CHES 2003).
    4. 4)
      • Dichtl, M., Goli, J.D.: `High-speed true random number generation with logic gates only', Proc. of 9th Int. Workshop on Cryptographic Hardware and Embedded Systems, (CHES'07), 2007, Vienna, Austria, 4727, p. 45–62.
    5. 5)
      • D.E. Holcomb , W.P. Burleson , K. Fu . Power-up SRAM state as an identifying fingerprint and source of true random numbers. IEEE Trans. Comput. , 9 , 1198 - 1210
    6. 6)
      • I. Vasyltsov , E. Hambardzumyan , Y.-S. Kim , B. Karpinskyy . (2008) Fast digital TRNG based on metastable ring oscillato’. Cryptographic Hardware and Embedded Systems (CHES 2008).
    7. 7)
      • NIST. NIST random number generation and testing, 2006. http://csrc.nist.gov/groups/ST/toolkit/rng/index.html.
    8. 8)
    9. 9)
      • Marsaglia, G., Diehard battery of tests of randomness, 1996. http://stat.fsu.edu/pub/diehard/.
    10. 10)
      • Bagini, V., Bucci, M.: `A design of reliable true random number generator for cryptographic applications', Proc. of 1st Int. Workshop on Crytographic Hardware and Embedded Systems, (CHES'99), London, UK, 19991717, p. 204–218.
    11. 11)
http://iet.metastore.ingenta.com/content/journals/10.1049/el.2010.0893
Loading

Related content

content/journals/10.1049/el.2010.0893
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading
Correspondence
This article has following corresponding article(s):
The coin's edge
This is a required field
Please enter a valid email address