http://iet.metastore.ingenta.com
1887

Optimum millimetre-wave amplifier design using scalable models for circuit elements

Optimum millimetre-wave amplifier design using scalable models for circuit elements

For access to this article, please select a purchase option:

Buy article PDF
$19.95
(plus tax if applicable)
Buy Knowledge Pack
10 articles for $120.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Name:*
Email:*
Your details
Name:*
Email:*
Department:*
Why are you recommending this title?
Select reason:
 
 
 
 
 
Electronics Letters — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

A design method for a millimetre-wave amplifier using accurate and scalable models extracted from the measured S-parameters of each circuit component is presented. The amplifier was fabricated using low-cost CMOS technology. The measured results show that the figure of merit of the fabricated amplifier – taking into account gain, noise figure, power consumption and size – is 177 which verifies the ability of the presented method for millimetre-wave amplifier design. The sensitivity of the amplifier performance with respect to the design parameters is also presented.

References

    1. 1)
      • Gordon, M.: `65-GHz Receiver in SiGe BiCMOS using Monolithic Inductors and Transformers', IEEE SiRF, Digest, January 2006, p. 265–268.
    2. 2)
      • Sanduleanu, M.A.T.: `60 GHz integrated circuits and wireless systems', ESSCIRC2006 Wireless Communications Workshop: 1Gbit/s+ wireless communications at 60GHz and beyond, September 2006, Monteux, France.
    3. 3)
      • T. Yao . Algorithmic design of CMOS LNAs and Pas for 60-GHz radio. IEEE J. Solid-State Circuits , 5
    4. 4)
    5. 5)
      • Lo, C.M., Lin, C.S., Wang, H.: `A miniature V-band 3-stage cascode LNA in 0.13 µm CMOS', Proc. IEEE Int. Solid-State Circuits Conf., February 2006, p. 322–323.
    6. 6)
      • J. Brinkhoff , K.S.S. Koh , K. Kang , F. Lin . Scalable transmission line and inductor models for CMOS millimeter-wave design. IEEE Trans. Microw. Theory Tech. , 12 , 2954 - 2962
    7. 7)
http://iet.metastore.ingenta.com/content/journals/10.1049/el.2010.0887
Loading

Related content

content/journals/10.1049/el.2010.0887
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading
This is a required field
Please enter a valid email address