© The Institution of Engineering and Technology
A low-power set-associative L2 cache design for a multi-core processor is proposed. Since this way-predicting L2 cache (WP-L2) predicts a destination way and accesses only the predicted way, it consumes less energy than a conventional set-associative L2 cache. Exploiting access patterns of an L2 cache, WP-L2 is based on two prediction logics; a look-ahead buffer (LAB) predicts the next sequential cache block and a way-affinity table (WAT) records the way number of the previous L2 cache access. Combining the logics, WP-L2 predicts correct ways for about 83% of L2 cache accesses and reduces about 22% of access latency and 44% of energy consumption compared to the conventional eight-way set-associative L2 cache.
References
-
-
1)
-
Inoue, K., Ishihara, T., Murakami, K.: `Way-predicting set-associative cache for high performance and low energy consumption', Proc. of ISLPED, 1999, San Diego, CA, USA, p. 273–275.
-
2)
-
Shivakumar, P., Jouppi, N.P.: `CACTI 3.0: an integrated cache timing, power, and area model', WRL Res. Rep. 2001/2, 2001.
-
3)
-
Kim, D., Ha, S., Gupta, R.: `CATS: cycle accurate transaction-driven simulation with multiple processor simulators’.', Proc. of DATE, 2007, Nice Acropolis, France, p. 749–754.
-
4)
-
Brooks, D., Tiwari, V., Martonosi, M.: `Wattch: a framework for architectural-level power analysis and optimizations’.', Proc. of ISCA, 2000, Vancouver, BC, Canada, p. 83–94.
-
5)
-
ARM: ‘MPCore multiprocessor technical reference manual’, ARM DDI 0360A, 2005.
http://iet.metastore.ingenta.com/content/journals/10.1049/el.2010.0642
Related content
content/journals/10.1049/el.2010.0642
pub_keyword,iet_inspecKeyword,pub_concept
6
6