Embedded analogue nonvolatile memory with feedback-controlled programming circuit on-chip

Access Full Text

Embedded analogue nonvolatile memory with feedback-controlled programming circuit on-chip

For access to this article, please select a purchase option:

Buy article PDF
£12.50
(plus tax if applicable)
Add to cart
Buy Knowledge Pack
10 articles for £75.00
(plus taxes if applicable)
Add to cart

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Name:*
Email:*
Your details
Name:*
Email:*
Department:*
Why are you recommending this title?
Select reason:
 
 
 
 
 
Electronics Letters — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

© The Institution of Engineering and Technology
Published

An analogue nonvolatile memory is presented, which is not only CMOS-compatible but also capable of storing analogue currents with a resolution of more than eight bits. The programming process is controlled by a hysteretic comparator on-chip, which stops the injection current automatically by negative feedback, regardless of the programming nonlinearity and device mismatches. With the simple, on-chip programming circuit, the proposed analogue memory is capable of storing currents ranging from 1 to 18 µA accurately with negligible variations across different memory cells.

Inspec keywords: feedback; random-access storage; comparators (circuits); storage management chips; CMOS integrated circuits

Other keywords: device mismatches; memory cells; negative feedback; programming nonlinearity; analogue memory; embedded analogue nonvolatile memory; feedback-controlled programming circuit on-chip; CMOS-compatible; on-chip programming circuit; programming process; hysteretic comparator on-chip; analogue currents

Subjects: Semiconductor storage; CMOS integrated circuits; Memory circuits; Other analogue circuits

References

    1. 1)
      • C. Diorio , D. Hsu , M. Figueroa . Adaptive CMOS: from biological inspiration to systems-on-a-chip. Proc. IEEE , 3 , 345 - 357
    2. 2)
      • L. Kung-Hong , W. Shih-Chen , K. Ya-Chin . Self-convergent scheme for logic-process-based multilevel/analog memory. IEEE Trans. Electron Devices , 12 , 2676 - 2681
    3. 3)
      • Tran, H.V.: `A 2.5 V 156-level non-volatile analog storage device using EEPROM technology', Proc. IEEE Internal Solid-State Circuits Conf., 1996, San Francisco, CA, USA, p. 270–171.
    4. 4)
      • Serrano, G.: `Automatic rapid programming of large arrays of floating-gate elements', IEEE Int. Symp. on Circuits and Syst., May 2004, Vancouver, BC, Canada, 1, p. I-373–I-376.
    5. 5)
      • Holler, M., Tam, S., Castro, H., Benson, R.: `An electrically trainable artificial neural network with 10240 “floating gate” synapse', Proc. Int. Joint Conf. on Neural Networks, 1989, San Francisco, CA, USA, II, p. 191–196.
    6. 6)
      • E. Takeda , C. Yang , A. Miura-Hamada . (1995) Hot carrier effects in MOS devices.
http://iet.metastore.ingenta.com/content/journals/10.1049/el.2010.0099
Loading

Related content

content/journals/10.1049/el.2010.0099
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading