Switch-embedded opamp-sharing MDAC with dual-input OTA in pipelined ADC

Access Full Text

Switch-embedded opamp-sharing MDAC with dual-input OTA in pipelined ADC

For access to this article, please select a purchase option:

Buy article PDF
£12.50
(plus tax if applicable)
Add to cart
Buy Knowledge Pack
10 articles for £75.00
(plus taxes if applicable)
Add to cart

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Name:*
Email:*
Your details
Name:*
Email:*
Department:*
Why are you recommending this title?
Select reason:
 
 
 
 
 
Electronics Letters — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

© The Institution of Engineering and Technology
Published

A switch-embedded opamp-sharing multiplying digital-to-analogue converter (MDAC) with dual-input-differential-pair operational transconductance amplifier (OTA) is proposed to eliminate the non-resetting and successive-stage crosstalk problems in the conventional opamp-sharing technique. A 10-bit 80 MS/s pipelined analogue-to-digital converter (ADC) is implemented in a 0.18 µm CMOS process by using the proposed MDAC. Compared with a traditional opamp-sharing ADC, the measured signal-to-noise ratio is improved from 55.9 to 60.1 dB and the spurious free dynamic range is improved from 66 to 76 dB without any additional power or area consumption or clock phase.

Inspec keywords: crosstalk; switching convertors; operational amplifiers; CMOS integrated circuits; analogue-digital conversion; digital-analogue conversion

Other keywords: CMOS process; pipelined ADC; analogue-to-digital converter; operational trans- conductance amplifier; switch-embedded opamp-sharing MDAC; bit rate 80 Mbit/s; multiplying digital-to-analogue converter; dual-input OTA; non-resetting crosstalk problems; signal-to-noise ratio; size 0.18 mum; successive-stage crosstalk problems

Subjects: CMOS integrated circuits; A/D and D/A convertors; Amplifiers; Power electronics, supply and supervisory circuits

References

    1. 1)
      • J. Li , X. Zeng , L. Xie , J. Chen , J. Zhang , Y. Guo . A 1.8-V 22-mW 10-bit 30-MS/s pipelined CMOS ADC for low-power subsampling applications. IEEE J. Solid-State Circuits , 2 , 321 - 329
    2. 2)
      • Min, B., Kim, P., Boisvert, D., Aude, A.: `A 69mW 10b 80MS/s pipelined CMOS ADC', ISSCC Dig. Tech. Pprs, February 2003, p. 324–325.
    3. 3)
      • Ryu, S.-T., Song, B.-S., Bacrania, K.: `A 10 b 50 MS/s pipelined ADC with opamp current reuse', ISSCC Dig. Tech. Pprs, February 2005, p. 792–801.
    4. 4)
http://iet.metastore.ingenta.com/content/journals/10.1049/el.2010.0051
Loading

Related content

content/journals/10.1049/el.2010.0051
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading