http://iet.metastore.ingenta.com
1887

Over 1500 V/2 A operation of GaN RESURF-MOSFETs on sapphire substrate

Over 1500 V/2 A operation of GaN RESURF-MOSFETs on sapphire substrate

For access to this article, please select a purchase option:

Buy article PDF
$19.95
(plus tax if applicable)
Buy Knowledge Pack
10 articles for $120.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Name:*
Email:*
Your details
Name:*
Email:*
Department:*
Why are you recommending this title?
Select reason:
 
 
 
 
 
Electronics Letters — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

A GaN reduced surface field (RESURF) metal oxide semiconductor (MOSFET) on a sapphire substrate is fabricated. The n-type RESURF zone was formed by a Si ion implantation technique. The n+- and n-type GaN was activated at 1260°C for 30 s in ambient Ar. The sheet carrier densities (activation ratio) of n+- and n-GaN were ∼3.0×1015 (∼100%) and 1.1×1012 cm−2 (1.8%), respectively. As a result, more than 1500 V and 2 A operation of the GaN RESURF MOSFETs is achieved with a channel length of 4 µm, a channel width of 150 mm, and the RESURF length of 20 µm.

References

    1. 1)
      • Y. Niiyama , H. Kambayashi , S. Ootomo , T. Nomura , S. Yoshida . Over 2.2 A operation at 250°C of GaN MOSFETs on sapphire substrate. Jpn. J. Appl. Phys. , 7128 - 7130
    2. 2)
      • T. Nomura , H. Kambayashi , Y. Niiyama , S. Ootomo , S. Yoshida . High-temperature enhancement mode operation of n-channel GaN MOSFETs on sapphire substrate. Solid-State. Electron. , 1 , 150 - 155
    3. 3)
    4. 4)
      • H. Otake , K. Chikamatsu , A. Yamaguchi , T. Fujishima , H. Ohta . Vertical GaN-based trench gate metal oxide semiconductor field-effect transistors on GaN bulk substrates. Appl. Phys. Exp.
    5. 5)
    6. 6)
    7. 7)
    8. 8)
    9. 9)
    10. 10)
      • Y. Niiyama , S. Ootomo , J. Li , H. Kambayashi , T. Nomura , S. Yoshida , K. Sawano , Y. Shiraki . Si ion implantation into Mg-doped GaN for fabrication of reduced surface field metal–oxide–semiconductor field-effect transistors. Jpn. J. Appl. Phys. , 5409 - 5416
    11. 11)
      • Niiyama, Y., Ootomo, S., Kambayashi, H., Nomura, T., Yoshida, S.: `High activation un- and Mg-doped GaN on sapphire substrate by using rapid thermal annealing', 15thInt. Conf. Crystal Growth (ICCG-15), 12–17 August 2007, Salt Lake City, Utah, USA, wg-40.
    12. 12)
      • Niiyama, Y., Shinagawa, T., Ootomo, S., Kambayashi, H., Nomura, T., Yoshida, S.: `High-quality SiO', Int. Workshop Nitrides (IWN), 22–27 October 2006, Kyoto, Japan, p. 148, WeED1-5.
    13. 13)
      • Y. Niiyama , T. Shinagawa , S. Ootomo , H. Kambayashi , T. Nomura , S. Yoshida . High-quality SiO2/GaN interface for enhanced operation field-effect transitor. Phys. Status. Solidi. A , 6 , 2032 - 2036
http://iet.metastore.ingenta.com/content/journals/10.1049/el.2009.2851
Loading

Related content

content/journals/10.1049/el.2009.2851
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading
This is a required field
Please enter a valid email address