© The Institution of Engineering and Technology
A novel design method for nonvolatile ferroelectric random access memory (FeRAM) using a merged bitline(BL)/plateline(PL) array architecture with a twin bitline-driven scheme is proposed. This method is effective in improving the FeRAM performance and reduces the power consumption. A 128 Kbit FeRAM prototype applying the proposed circuitry is implemented. The chip size, access time and memory array power dissipation are reduced to about 87, 44 and 15.8%, respectively, in comparison with those of conventional FeRAM.
References
-
-
1)
-
Kang, H.-B.: `A pulse-tuned charge controlling scheme for uniform main and reference bitline voltage generation on 1T1C FeRAM', VLSI Circuits Dig. Tech. Pprs, 2001, p. 125–126.
-
2)
-
A. Sheikholeslami ,
P.G. Gulak
.
A survey of circuit innovations in ferroelectric random-access memories.
Proc. IEEE
,
667 -
689
-
3)
-
Koike, H.: `A 60 ns 1 Mb nonvolatile ferroelectric memory with non-driven cell plate line write/read scheme', ISSCC Tech. Dig., 1996, p. 368–369.
-
4)
-
Y. Chung ,
B.-G. Jeon ,
K.-D. Suh
.
A 3.3-V 4-Mb nonvolatile ferroelectric RAM with selectively driven double-pulsed plate read/write-back scheme.
IEEE J. Solid-State Circuits
,
697 -
704
-
5)
-
Hirano, H.: `2 V/100 ns 1T/1C nonvolatile ferroelectric memory architecture with bitline driven read scheme and non-relaxation reference cell', VLSI Circuits Dig. Tech. Pprs, 1996, p. 48–49.
http://iet.metastore.ingenta.com/content/journals/10.1049/el.2009.0173
Related content
content/journals/10.1049/el.2009.0173
pub_keyword,iet_inspecKeyword,pub_concept
6
6