access icon free Cache Power Optimization Based on Compare-Based Adaptive Clock Gating and Its 65nm SoC Implementation

In most embedded microprocessor based System on chips (SoCs), cache has become a major source of power consumption due to its increasing size and high access rate. Power optimization of cache based on Compare-based adaptive clock gating (CACG) is proposed to reduce the power waste due to cache idle. By detecting the cache's working state, the CACG can automatically turn off its clock when it is in idle state, saving a large percentage of dynamic power. Measurements of a real SoC chip fabricated under TSMC 65nm CMOS process show that an average of 30.3% power reduction is gained in Dhrystone test benchmark at a cost of negligible area overhead and no virtually performance loss.

Inspec keywords: clocks; microprocessor chips; CMOS digital integrated circuits; embedded systems; circuit optimisation; cache storage; system-on-chip

Other keywords: cache power optimization; SoC; size 65 nm; TSMC CMOS process; cache working state detection; embedded microprocessor based system on chips; compare-based adaptive clock gating; Dhrystone test benchmark; power consumption; power reduction; CACG

Subjects: Memory circuits; Microprocessors and microcomputers; CMOS integrated circuits; System-on-chip; System-on-chip; Electrical/electronic equipment (energy utilisation); Semiconductor storage

http://iet.metastore.ingenta.com/content/journals/10.1049/cje.2016.06.029
Loading

Related content

content/journals/10.1049/cje.2016.06.029
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading