Analysis of field-plate LDMOS devices for RF applications
Analysis of field-plate LDMOS devices for RF applications
- Author(s): I. Cortes ; D. Flores ; F. Morancho ; S. Hidalgo ; J. Rebollo
- DOI: 10.1049/ic:20080226
For access to this article, please select a purchase option:
Buy conference paper PDF
Buy Knowledge Pack
IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.
9th International Seminar on Power Semiconductors (ISPS 2008) — Recommend this title to your library
Thank you
Your recommendation has been sent to your librarian.
- Author(s): I. Cortes ; D. Flores ; F. Morancho ; S. Hidalgo ; J. Rebollo Source: 9th International Seminar on Power Semiconductors (ISPS 2008), 2008 p. 133 – 138
- Conference: 9th International Seminar on Power Semiconductors (ISPS 2008)
- DOI: 10.1049/ic:20080226
- ISBN: 978-80-01-04139-0
- Location: Prague, Czech Republic
- Conference date: 27-29 Aug. 2008
- Format: PDF
One of the design difficulties found in SJ power RF LDMOS transistors is the P/N pillars doping inter- diffusion which increases with the lateral diffusion factor and degrades the device RON-sp. An alternative 3-D RESURF method consists on placing a trench oxide of predetermined thickness together with a grounded polysilicon layer inside the trench along the LDD region to replace the P pillar of the SJ LDMOS. The metal-thick-oxide block acts as a field-plate (FP), enhancing the 3-D RESURF lateral depletion which allows increasing the N-drift doping concentration. In order to study the feasibility of applying the FP concept in RF LDMOS transistors a preliminary analysis has been performed to compare the performance of SJ LDMOS with the proposed FP LDMOS structure in terms of drift region resistance (RLDD), voltage capability (VBR) and transconductance (gm) by means of theoretical analysis and extensive 2-D numerical simulations.
Inspec keywords: doping profiles; MOSFET
Subjects: Semiconductor doping; Insulated gate field effect transistors
Related content
content/conferences/10.1049/ic_20080226
pub_keyword,iet_inspecKeyword,pub_concept
6
6