A sigma delta PLL for a DAB audio decoder
A sigma delta PLL for a DAB audio decoder
- Author(s): P. Monahan ; D. Farrelly ; N. O'hEarcain ; J. Ryan ; C. Cahill ; M. Smyth
- DOI: 10.1049/ic:19980673
For access to this article, please select a purchase option:
Buy conference paper PDF
Buy Knowledge Pack
IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.
IEE Colloquium on Systems on a Chip — Recommend this title to your library
Thank you
Your recommendation has been sent to your librarian.
- Author(s): P. Monahan ; D. Farrelly ; N. O'hEarcain ; J. Ryan ; C. Cahill ; M. Smyth Source: IEE Colloquium on Systems on a Chip, 1998 page ()
- Conference: IEE Colloquium on Systems on a Chip
This paper describes a PLL which is part of a single chip MPEG 2 Layer III audio decoder. The PLL can generate any frequency over its operational range of 70 to 140 MHz to an accuracy of greater than 100 ppm while meeting stringent audio jitter requirements. The PLL and decoder were fabricated on a 5 metal layer 0.35 μm CMOS process. The PLL's loop filter was also integrated on the chip, so providing a single chip solution. (6 pages)
Inspec keywords: phase locked loops; sigma-delta modulation; CMOS integrated circuits; decoding; audio coding; jitter; digital audio broadcasting
Subjects: Speech and audio coding; CMOS integrated circuits; A/D and D/A convertors; Modulators, demodulators, discriminators and mixers; Radio and television broadcasting
Related content
content/conferences/10.1049/ic_19980673
pub_keyword,iet_inspecKeyword,pub_concept
6
6