A 16nm SRAM design for low power and high read stability
A 16nm SRAM design for low power and high read stability
- Author(s): P. Saravanan and P. Kalpana
- DOI: 10.1049/ic.2011.0045
For access to this article, please select a purchase option:
Buy conference paper PDF
Buy Knowledge Pack
IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.
3rd International Conference on Advances in Recent Technologies in Communication and Computing (ARTCom 2011) — Recommend this title to your library
Thank you
Your recommendation has been sent to your librarian.
- Author(s): P. Saravanan and P. Kalpana Source: 3rd International Conference on Advances in Recent Technologies in Communication and Computing (ARTCom 2011), 2011 p. 25 – 31
- Conference: 3rd International Conference on Advances in Recent Technologies in Communication and Computing (ARTCom 2011)
- DOI: 10.1049/ic.2011.0045
- ISBN: 978-8-19106-918-1
- Location: Bangalore, India
- Conference date: 14-15 Sept. 2011
- Format: PDF
SRAM memory design in nanoscale regime has become increasingly challenging due to the reducing noise margins and increased sensitivity to threshold voltage variations. To overcome these challenges, different memory cells have been proposed for SRAMs with different transistor structures. These designs improve the cell stability in the subthreshold regime but suffer from bitline leakage noise, placing constraints on the number of cells shared by each bitline. In this paper, we propose a novel 11T SRAM cell topology which achieves cell stability as well as prevents bitline leakage. In addition to that, the proposed cell shows appreciable improvement in the dynamic power consumption. The HSPICE simulation and analysis at a 16nm feature size in CMOS process shows that the bitline leakage power consumption of the proposed 11T SRAM cell is reduced by 38% and the dynamic power consumption is reduced by 54% when compared to the existing 10T SRAM cell, while maintaining the read static noise margin nearly twice that of conventional 6T SRAM circuit.
Inspec keywords: power consumption; SRAM chips; network topology; logic design; transistor circuits; SPICE
Subjects: Digital circuit design, modelling and testing; Computer-aided circuit analysis and design; Memory circuits; Semiconductor storage; Logic design methods; Network topology
Related content
content/conferences/10.1049/ic.2011.0045
pub_keyword,iet_inspecKeyword,pub_concept
6
6