For access to this article, please select a purchase option:
IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.
Your recommendation has been sent to your librarian.
Inspec keywords: formal verification; system-on-chip; reduced instruction set computing; instruction sets; pipeline processing
Subjects: Parallel architecture; System-on-chip; Computer architecture; System-on-chip; Multiprocessing systems; Machine-oriented languages; Formal methods