Proposed architecture of configurable, adaptable SoC

Access Full Text

Proposed architecture of configurable, adaptable SoC

For access to this article, please select a purchase option:

Buy conference paper PDF
£12.50
(plus tax if applicable)
Add to cart
Buy Knowledge Pack
10 articles for £75.00
(plus taxes if applicable)
Add to cart

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Name:*
Email:*
Your details
Name:*
Email:*
Department:*
Why are you recommending this title?
Select reason:
 
 
 
 
 
IET Irish Signals and Systems Conference (ISSC 2008) — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

  • DOI:  10.1049/cp:20080690
  • ISBN: 978-0-86341-931-7
  • Location: Galway, Ireland
  • Conference date: 18-19 June 2008
  • Format: PDF
To study the concept of Self Adaptive Networked computing Elements (SANE) we developed a configurable platform based on the Xilinx EDK and Xilinx System Generator tools. The platform is built around a MicroBlaze CPU with a set of standard peripherals such as DDR RAM controller and RS232 interface - denoted as "Master", extended with a set of several "reprogrammable Accelerators" connected to the MicroBlaze "Master" via fast simplex links (FSL).

Inspec keywords: peripheral interfaces; system-on-chip; DRAM chips; reconfigurable architectures

Subjects: Microprocessors and microcomputers; Computer architecture; Microprocessor chips; Memory circuits; Peripheral interfaces; Semiconductor storage

Related content

content/conferences/10.1049/cp_20080690
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading