FPGA implementation of a 2D equalizer for optical storage

Access Full Text

FPGA implementation of a 2D equalizer for optical storage

For access to this article, please select a purchase option:

Buy conference paper PDF
£12.50
(plus tax if applicable)
Add to cart
Buy Knowledge Pack
10 articles for £75.00
(plus taxes if applicable)
Add to cart

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Name:*
Email:*
Your details
Name:*
Email:*
Department:*
Why are you recommending this title?
Select reason:
 
 
 
 
 
Irish Signals and Systems Conference 2004 — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

  • DOI:  10.1049/cp:20040556
  • ISBN: 0 86341 440 0
  • Location: Belfast, Ireland
  • Conference date: 30 June-2 July 2004
  • Format: PDF
The paper examines the implementation of a 2D equalizer with programmable coefficients onto a Xilinx FPGA. The 2D equalizer is used as part of a new innovative proposal for storage of information onto an optical disc. Information is written onto the disc with a 2D character. The 2D optical disc is based on a broad spiral with a hexagonal lattice to store the information. Various FPGA implementations of the 2D equalizer are specified and analysed in terms of performance over area and speed, to determine the most efficient solution.

Inspec keywords: logic design; FIR filters; field programmable gate arrays; integrated circuit design; optical disc storage; equalisers; signal processing

Subjects: Logic and switching circuits; Communication channel equalisation and identification; Logic design methods; Integrated circuits; Logic circuits; Digital circuit design, modelling and testing; Optical storage; Filtering methods in signal processing; Semiconductor integrated circuit design, layout, modelling and testing; Optical storage and retrieval

Related content

content/conferences/10.1049/cp_20040556
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading