http://iet.metastore.ingenta.com
1887

Design of an efficient interface between an FPGA and external memory

Design of an efficient interface between an FPGA and external memory

For access to this article, please select a purchase option:

Buy conference paper PDF
$19.95
(plus tax if applicable)
Buy Knowledge Pack
10 articles for $120.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Name:*
Email:*
Your details
Name:*
Email:*
Department:*
Why are you recommending this title?
Select reason:
 
 
 
 
 
Irish Signals and Systems Conference 2004 — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

Inspec keywords: data communication; logic design; buffer circuits; cryptography; integrated circuit design; field programmable gate arrays; SRAM chips

Subjects: Integrated circuits; Logic and switching circuits; Cryptography; Logic design methods; Semiconductor integrated circuit design, layout, modelling and testing; Memory circuits; Digital circuit design, modelling and testing; Logic circuits; Semiconductor storage

Related content

content/conferences/10.1049/cp_20040528
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading
This is a required field
Please enter a valid email address