Towards a custom vector-parallel machine for TLM
Towards a custom vector-parallel machine for TLM
- Author(s):
- DOI: 10.1049/cp:20040433
For access to this article, please select a purchase option:
Buy conference paper PDF
Buy Knowledge Pack
IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.
Fifth IEE International Conference on Computation in Electromagnetics - CEM 2004 — Recommend this title to your library
Thank you
Your recommendation has been sent to your librarian.
- Author(s): Source: Fifth IEE International Conference on Computation in Electromagnetics - CEM 2004, 2004 p. 33 – 34
- Conference: Fifth IEE International Conference on Computation in Electromagnetics - CEM 2004
- DOI: 10.1049/cp:20040433
- ISBN: 0 86341 400 1
- Location: Stratford-upon-Avon, UK
- Conference date: 19-22 April 2004
- Format: PDF
This paper describes an application specific vector processor for TLM. The core is based on an open-source microprocessor with a custom vector coprocessor. In architectural simulation the vector unit is able to achieve a speedup of 10 times compared with an ordinary scalar processor when tested on a mesh of one million nodes with a vector length of 16. The vision for this design is to apply multiple vector cores in the form of a shared-memory vector multiprocessor, and thus improve the performance even further.
Inspec keywords: parallel machines; coprocessors; vector processor systems; transmission line matrix methods
Subjects: Parallel architecture; Microprocessors and microcomputers; Transmission line theory; Microprocessor chips; Multiprocessing systems
Related content
content/conferences/10.1049/cp_20040433
pub_keyword,iet_inspecKeyword,pub_concept
6
6