Digital logic synthesis using genetic algorithms
Digital logic synthesis using genetic algorithms
- Author(s): M.C. Ho ; S. Leung ; H. Kurokawa ; O.C. Choy
- DOI: 10.1049/cp:19971196
For access to this article, please select a purchase option:
Buy conference paper PDF
Buy Knowledge Pack
IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.
Second International Conference on Genetic Algorithms in Engineering Systems — Recommend this title to your library
Thank you
Your recommendation has been sent to your librarian.
- Author(s): M.C. Ho ; S. Leung ; H. Kurokawa ; O.C. Choy Source: Second International Conference on Genetic Algorithms in Engineering Systems, 1997 p. 296 – 301
- Conference: Second International Conference on Genetic Algorithms in Engineering Systems
- DOI: 10.1049/cp:19971196
- ISBN: 0 85296 693 8
- Location: Glasgow, UK
- Conference date: 2-4 Sept. 1997
- Format: PDF
This work explores the feasibility of using genetic algorithms (GAs) as a synthesizing tool for transistor-level MOS logic design. The p and nMOS transistors are modeled as neurons that are massively connected, and are configured as a network for input and output logic mapping. Each transistor has two inputs G and S that correspond to, respectively, the gate and source of a transistor while output is directed from the drain D. Digital circuit design is then transformed into an optimization problem that can make use of the optimization techniques developed in the framework of GAs. Transistors share a sigmoidal output characteristics, and a fitness function is conceived so that GA can be applied for circuit optimization. The pruning capability of both connections and devices is embedded in the cost function so as to achieve an optimal design. Operations of the designed circuit are verified by using PSPICE.
Inspec keywords: sequential circuits; CMOS logic circuits; SPICE; circuit optimisation; logic CAD; genetic algorithms
Subjects: Computer-aided circuit analysis and design; Optimisation techniques; Optimisation; Computer-aided logic design; CMOS integrated circuits; Logic and switching circuits; Electronic engineering computing; Optimisation techniques; Logic circuits
Related content
content/conferences/10.1049/cp_19971196
pub_keyword,iet_inspecKeyword,pub_concept
6
6