VLSI design methodologies for application specific binary sensors
VLSI design methodologies for application specific binary sensors
- Author(s): M.T. Rigby and G.J. Awcock
- DOI: 10.1049/cp:19970876
For access to this article, please select a purchase option:
Buy conference paper PDF
Buy Knowledge Pack
IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.
6th International Conference on Image Processing and its Applications — Recommend this title to your library
Thank you
Your recommendation has been sent to your librarian.
- Author(s): M.T. Rigby and G.J. Awcock Source: 6th International Conference on Image Processing and its Applications, 1997 p. 166 – 170
- Conference: 6th International Conference on Image Processing and its Applications
- DOI: 10.1049/cp:19970876
- ISBN: 0 85296 692 X
- Location: Dublin, Ireland
- Conference date: 14-17 July 1997
- Format: PDF
As application specific sensors will only have small to medium fabrication runs, non-recurrent design time costs are a dominant factor in the production of CMOS custom VLSI. The ability to reduce these costs and partly deskill the process of full custom VLSI design is essential to the economic viability of such sensors. Any methodology implemented to simplify the design process must be flexible enough to enable the development of sensors with any particular resolution, combined simple processing functions and on-chip memory. The case studies show that the proposed methodology enables application specific binary sensors of differing array sizes and processing to be designed and laid out quickly and simply, using a library of cells. The generic bit-sliced library cells and full-custom logic are slower to produce initially, but their potential for repeated use in many designs makes this penalty worthwhile. Circuits for bit-sliced processing need to contain some redundant logic and buffering to make the cells as generic as possible, and so some functions are less efficient to implement in bit-sliced form. However, it has been discovered that this is compensated by an increase in packing density of bit-sliced cells of typically 16-21%, compared to auto-routed logic.
Inspec keywords: robot vision; application specific integrated circuits; CMOS logic circuits; integrated circuit design; VLSI; image sensors; digital signal processing chips
Subjects: Computer vision and image processing techniques; Microprocessors and microcomputers; Logic and switching circuits; Digital signal processing chips; CMOS integrated circuits; Logic circuits; Image sensors
Related content
content/conferences/10.1049/cp_19970876
pub_keyword,iet_inspecKeyword,pub_concept
6
6