Analysis and simulation of insulated gate bipolar transistor with buffer n'-layer

Analysis and simulation of insulated gate bipolar transistor with buffer n'-layer

For access to this article, please select a purchase option:

Buy conference paper PDF
(plus tax if applicable)
Buy Knowledge Pack
10 articles for $120.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Your details
Why are you recommending this title?
Select reason:
Proceedings of 5th International Conference on Power Electronics and Variable-Speed Drives — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

Inspec keywords: numerical analysis; Auger effect; electronic engineering computing; energy gap; power bipolar transistors; digital simulation; insulated gate bipolar transistors; carrier lifetime; electron-hole recombination; semiconductor doping; power engineering computing; software packages; carrier mobility; elemental semiconductors; semiconductor device models

Subjects: Power engineering computing; Insulated gate field effect transistors; Semiconductor device modelling, equivalent circuits, design and testing; Semiconductor doping; Bipolar transistors; Electronic engineering computing; Elemental semiconductors

Related content

This is a required field
Please enter a valid email address