Remote FPGA lab applications, interactive timing diagrams and assessment
Remote FPGA lab applications, interactive timing diagrams and assessment
- Author(s): F. Morgan ; S. Cawley ; M. Kane ; A. Coffey ; F. Callaly
- DOI: 10.1049/cp.2014.0689
For access to this article, please select a purchase option:
Buy conference paper PDF
Buy Knowledge Pack
IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.
25th IET Irish Signals & Systems Conference 2014 and 2014 China-Ireland International Conference on Information and Communications Technologies (ISSC 2014/CIICT 2014) — Recommend this title to your library
Thank you
Your recommendation has been sent to your librarian.
- Author(s): F. Morgan ; S. Cawley ; M. Kane ; A. Coffey ; F. Callaly Source: 25th IET Irish Signals & Systems Conference 2014 and 2014 China-Ireland International Conference on Information and Communications Technologies (ISSC 2014/CIICT 2014), 2014 p. 221 – 226
- Conference: 25th IET Irish Signals & Systems Conference 2014 and 2014 China-Ireland International Conference on Information and Communications Technologies (ISSC 2014/CIICT 2014)
- DOI: 10.1049/cp.2014.0689
- ISBN: 978-1-84919-924-7
- Location: Limerick, Ireland
- Conference date: 26-27 June 2014
- Format: PDF
The Remote FPGA Lab (RFL) provides interactive web-based visual control and probing of reconfigurable logic hardware in the Cloud in real time, and supports a learn-bydoing approach to digital system education. The authors have previously reported the RFL architecture, and RFL usage and survey data which highlights its effectiveness for enhanced learning, achievement and engagement. This paper illustrates an RFL counter example use case. A range of animated interactive web page console views are presented, from top level block diagram to FPGA Lookup Table and D Flip Flop hardware implementation views, and Finite State Machine animation. The paper illustrates the additional interactive real-time timing diagram functionality and proposes an automatic online assessment strategy using the RFL.
Inspec keywords: electronic engineering computing; educational courses; laboratories; Internet; computer aided instruction; field programmable gate arrays; further education; computer science education
Subjects: Logic circuits; Education and training; Electronic engineering computing; Information networks; Logic and switching circuits; Computer-aided instruction; Computing education and training
Related content
content/conferences/10.1049/cp.2014.0689
pub_keyword,iet_inspecKeyword,pub_concept
6
6
