A low area clipping engine in 3D graphics system
A low area clipping engine in 3D graphics system
- Author(s): Liuchuang Gao ; Mengyao Zhu ; Xuzhi Wang
- DOI: 10.1049/cp.2011.0936
For access to this article, please select a purchase option:
Buy conference paper PDF
Buy Knowledge Pack
IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.
IET International Communication Conference on Wireless Mobile and Computing (CCWMC 2011) — Recommend this title to your library
Thank you
Your recommendation has been sent to your librarian.
- Author(s): Liuchuang Gao ; Mengyao Zhu ; Xuzhi Wang Source: IET International Communication Conference on Wireless Mobile and Computing (CCWMC 2011), 2011 p. 491 – 495
- Conference: IET International Communication Conference on Wireless Mobile and Computing (CCWMC 2011)
- DOI: 10.1049/cp.2011.0936
- ISBN: 978-1-84919-505-8
- Location: Shanghai, China
- Conference date: 14-16 Nov. 2011
- Format: PDF
With the development of computer graphics, the requirement of using assistant hardware to enhance the efficiency of GPU becomes more and more popular. In this paper, we present a low area algorithm to implement a dual-path clipping engine, which is placed in geometry module. It has a lower area compared with previous algorithms by adapting the calculation interpolation unit. Ultimately, we evaluate this algorithm on Xilinx virtex2 FPGA platform.
Inspec keywords: graphics processing units; interpolation; computer graphics
Subjects: Microprocessor chips; Interpolation and function approximation (numerical analysis); Microprocessors and microcomputers; Graphics techniques; Interpolation and function approximation (numerical analysis)
Related content
content/conferences/10.1049/cp.2011.0936
pub_keyword,iet_inspecKeyword,pub_concept
6
6