A comprehensive FPGA implementation of collision detection
A comprehensive FPGA implementation of collision detection
- Author(s): Huang Wei and Wan Wang Gen
- DOI: 10.1049/cp.2011.0905
For access to this article, please select a purchase option:
Buy conference paper PDF
Buy Knowledge Pack
IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.
IET International Communication Conference on Wireless Mobile and Computing (CCWMC 2011) — Recommend this title to your library
Thank you
Your recommendation has been sent to your librarian.
- Author(s): Huang Wei and Wan Wang Gen Source: IET International Communication Conference on Wireless Mobile and Computing (CCWMC 2011), 2011 p. 341 – 346
- Conference: IET International Communication Conference on Wireless Mobile and Computing (CCWMC 2011)
- DOI: 10.1049/cp.2011.0905
- ISBN: 978-1-84919-505-8
- Location: Shanghai, China
- Conference date: 14-16 Nov. 2011
- Format: PDF
The customized hardware platform for collision detection is validly obtained. The components within system are spatial hierarchy constructing block, overlapping test module with pre-projection, pre- masking module for inter-objects collision detection invalidity, parameterized traversing block between geometry elements, graphical processing system on GPU platform and finally optimization block for memory accessing.. Specialized process structures and storage structures are constructed to ensure the stable operation of collision detection system.
Inspec keywords: graphics processing units; field programmable gate arrays
Subjects: Logic and switching circuits; Microprocessor chips; Microprocessors and microcomputers; Logic circuits
Related content
content/conferences/10.1049/cp.2011.0905
pub_keyword,iet_inspecKeyword,pub_concept
6
6