A spatial hierarchy FPGA implementation with DPR square root partitions
A spatial hierarchy FPGA implementation with DPR square root partitions
- Author(s): Huang Wei and Wan Wang Gen
- DOI: 10.1049/cp.2011.0904
For access to this article, please select a purchase option:
Buy conference paper PDF
Buy Knowledge Pack
IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.
IET International Communication Conference on Wireless Mobile and Computing (CCWMC 2011) — Recommend this title to your library
Thank you
Your recommendation has been sent to your librarian.
- Author(s): Huang Wei and Wan Wang Gen Source: IET International Communication Conference on Wireless Mobile and Computing (CCWMC 2011), 2011 p. 335 – 340
- Conference: IET International Communication Conference on Wireless Mobile and Computing (CCWMC 2011)
- DOI: 10.1049/cp.2011.0904
- ISBN: 978-1-84919-505-8
- Location: Shanghai, China
- Conference date: 14-16 Nov. 2011
- Format: PDF
The customized hardware platform for spatial hierarchy construction with DPR square root partitions is validly obtained. Specialized process structures and storage structures are constructed to ensure the reutilization of presorting results on each level. The objective functions for division evaluation oriented to specific applications are scheduled. DPR partitions are built to meet intensive square root finding requests. After optimizations for algorithm and architecture, such achievement provides the starting points for future development.
Inspec keywords: field programmable gate arrays; field effect memory circuits; circuit optimisation; integrated circuit modelling
Subjects: Logic and switching circuits; Semiconductor storage; Memory circuits; Logic circuits; Digital circuit design, modelling and testing
Related content
content/conferences/10.1049/cp.2011.0904
pub_keyword,iet_inspecKeyword,pub_concept
6
6