A spatial hierarchy FPGA implementation with DPR square root partitions

Access Full Text

A spatial hierarchy FPGA implementation with DPR square root partitions

For access to this article, please select a purchase option:

Buy conference paper PDF
£12.50
(plus tax if applicable)
Buy Knowledge Pack
10 articles for £75.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Name:*
Email:*
Your details
Name:*
Email:*
Department:*
Why are you recommending this title?
Select reason:
 
 
 
 
 
IET International Communication Conference on Wireless Mobile and Computing (CCWMC 2011) — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

Inspec keywords: field programmable gate arrays; field effect memory circuits; circuit optimisation; integrated circuit modelling

Subjects: Logic and switching circuits; Semiconductor storage; Memory circuits; Logic circuits; Digital circuit design, modelling and testing

Related content

content/conferences/10.1049/cp.2011.0904
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading