Complexity analysis of algorithm/architecture co-design for H.264 deblocking filter in MPSoC design
Complexity analysis of algorithm/architecture co-design for H.264 deblocking filter in MPSoC design
- Author(s): Fang Zhu and Feiling Chen
- DOI: 10.1049/cp.2011.0843
For access to this article, please select a purchase option:
Buy conference paper PDF
Buy Knowledge Pack
IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.
IET International Communication Conference on Wireless Mobile and Computing (CCWMC 2011) — Recommend this title to your library
Thank you
Your recommendation has been sent to your librarian.
- Author(s): Fang Zhu and Feiling Chen Source: IET International Communication Conference on Wireless Mobile and Computing (CCWMC 2011), 2011 p. 38 – 43
- Conference: IET International Communication Conference on Wireless Mobile and Computing (CCWMC 2011)
- DOI: 10.1049/cp.2011.0843
- ISBN: 978-1-84919-505-8
- Location: Shanghai, China
- Conference date: 14-16 Nov. 2011
- Format: PDF
Due to the high computational and power consumption demands of modern embedded visual media processing, MPSoC architectures often contain multiple heterogeneous processing elements, which introduced numerous problems involving the mapping of algorithm functionality and possible refinements of each processing element. To cope with these challenges, algorithm and architecture co-design (AAC) is significant for characterizing the algorithmic complexity used to optimize targeted architecture. This paper proposes the efforts towards a systematic complexity analysis for AAC by timed mode of computing (MoC)-based analysis. Through such seamless approach, complexity measures intrinsic to the algorithm, such as degree of parallelism and pipeline depth, can be fully exploited. Furthermore, the resulting explicit architecture/algorithm friendliness will greatly help the mapping of algorithm to differential processing elements. As an example, an ideal architecture prototype of deblocking filter for H.264 was proposed, which can achieve 144 cycles/macroblock throughput, and also several deblocking filter designs in the literature have been compared and illustrated to demonstrate the benefits of analysis and exploitation of complexity measures with our approach in the early system-level design.
Inspec keywords: video coding; data compression; filtering theory; multimedia communication; system-on-chip
Subjects: Video signal processing; Filtering methods in signal processing; Multimedia communications; Image and video coding; Multimedia; System-on-chip; System-on-chip
Related content
content/conferences/10.1049/cp.2011.0843
pub_keyword,iet_inspecKeyword,pub_concept
6
6