Reducing routing congestion in a cryptographic IP core using NoC interconnect
Reducing routing congestion in a cryptographic IP core using NoC interconnect
- Author(s): T. English ; E. Popovici ; M. Keller ; W.P. Marnane
- DOI: 10.1049/cp.2010.0514
For access to this article, please select a purchase option:
Buy conference paper PDF
Buy Knowledge Pack
IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.
IET Irish Signals and Systems Conference (ISSC 2010) — Recommend this title to your library
Thank you
Your recommendation has been sent to your librarian.
- Author(s): T. English ; E. Popovici ; M. Keller ; W.P. Marnane Source: IET Irish Signals and Systems Conference (ISSC 2010), 2010 p. 210 – 215
- Conference: IET Irish Signals and Systems Conference (ISSC 2010)
- DOI: 10.1049/cp.2010.0514
- ISBN: 978 1 84919 252 1
- Location: Cork, Ireland
- Conference date: 23-24 June 2010
- Format: PDF
On-chip data traffic in coding and cryptographic circuits often consists of very long words or large groups of smaller words exchanged between processing elements. The resulting wide cross-chip buses exhibit congestion, power and scalability problems. In this paper, we report on a case study IP core for Identity-based Encryption which has been implemented in 65nm CMOS. Problematic wide buses are replaced by a simple circuit-switched NoC-style interconnect. Congestion is reduced dramatically, allowing higher utilisation and resulting in lower switching power and better reliability. The results have applicability to wire-constrained designs in other domains.
Inspec keywords: routing protocols; telecommunication congestion control; cryptographic protocols; network-on-chip; IP networks
Subjects: Protocols; Communication network design, planning and routing; Computer communications; Cryptography
Related content
content/conferences/10.1049/cp.2010.0514
pub_keyword,iet_inspecKeyword,pub_concept
6
6