Advanced Processor Architecture

Advanced Processor Architecture

For access to this article, please select a purchase option:

Buy chapter PDF
(plus tax if applicable)
Buy Knowledge Pack
10 chapters for £75.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Your details
Why are you recommending this title?
Select reason:
Introduction to Airborne Radar — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

Having read of the many advanced radar techniques in the offing, processor architecture may seem of little import. But the fact is that most of the advanced capabilities of airborne radars to date have only been made practical by substantial increases in digital processing throughput. In the 1970s, multimode operation was made possible in fighters by replacing the hardwired FFT processor with a programmable signal processor (PSP) having a throughput of around 130 MOPS. In the 1980s, the addition of real-time SAR was made possible by quadrupling processing throughput. In the 1990s, the active ESA and other advanced capabilities of the F-22 were made possible by again quadrupling throughput. Vastly higher throughputs will be needed to make practical some of the advanced radar capabilities currently envisioned. Spread spectrum, for example, is highly desirable for both ECCM and LPI. Yet, even a 500 MHz instantaneous bandwidth will require 500,000 MOPS. In this chapter, we'll examine the key architectural features of the late 1990s-era processors: parallel processing, high throughput density, efficient modular design, fault tolerance, and integrated processing. We'll then take stock of a few technology advances which promise substantial throughput increases in the future.

Chapter Contents:

  • Parallel Processing
  • Achieving High-Throughput Density
  • Efficient Modular Design
  • Fault Tolerance
  • Integrated Processing
  • Advanced Developments

Inspec keywords: fault tolerance; airborne radar; microprocessor chips; synthetic aperture radar; parallel architectures

Other keywords: radar technique; modular design; parallel processing; FFT processor; ESA; ECCM; programmable signal processor; fault tolerance; spread spectrum; multimode operation; throughput density; real-time SAR; processor architecture; LPI; airborne radar; quadrupling processing throughput; digital processing throughput; F-22; radar capabilities; integrated processing; PSP

Subjects: Parallel architecture; Radar equipment, systems and applications; Microprocessors and microcomputers; Microprocessor chips

Preview this chapter:
Zoom in

Advanced Processor Architecture, Page 1 of 2

| /docserver/preview/fulltext/books/ra/sbra101e/SBRA101E_ch43-1.gif /docserver/preview/fulltext/books/ra/sbra101e/SBRA101E_ch43-2.gif

Related content

This is a required field
Please enter a valid email address