http://iet.metastore.ingenta.com
1887

Manycore processor architectures

Manycore processor architectures

For access to this article, please select a purchase option:

Buy chapter PDF
$16.00
(plus tax if applicable)
Buy Knowledge Pack
10 chapters for $120.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Name:*
Email:*
Your details
Name:*
Email:*
Department:*
Why are you recommending this title?
Select reason:
 
 
 
 
 
Many-Core Computing: Hardware and Software — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

Trade-offs between performance and power have dominated the processor architecture landscape in recent times and are expected to exert a considerable influence in the future. Processing technologies ceased to provide automatic speedups across generations, leading to the reliance on architectural innovation for achieving better performance. Manycore processor systems have found their way into various computing segments ranging from mobile systems to the desktop and server space. With the advent of graphics processing units (GPUs) with a large number of processing elements into the computing space, manycore systems have become the default engine for all target computing domains. We have focused in this chapter on mainly the desktop and system-on-chip (SoC) domain, but the architectural possibilities blend in a seamless way into the other domains also. We outline a high-level classification of manycore processors and go on to describe the major architectural components typically expected in modern and future processors, with a focus on the computing elements. Issues arising out of the integration of the various components are outlined. Future trends are also identified.

Chapter Contents:

  • 17.1 Introduction
  • 17.2 Classification of manycore architectures
  • 17.2.1 Homogeneous
  • 17.2.2 Heterogeneous
  • 17.2.3 GPU enhanced
  • 17.2.4 Accelerators
  • 17.2.5 Reconfigurable
  • 17.3 Processor architecture
  • 17.3.1 CPU architecture
  • 17.3.1.1 Core pipeline
  • 17.3.1.2 Branch prediction
  • 17.3.1.3 Data parallelism
  • 17.3.1.4 Multi-threading
  • 17.3.2 GPU architecture
  • 17.3.2.1 Unified shading architecture
  • 17.3.2.2 Single instruction multiple thread (SIMT) execution model
  • 17.3.3 DSP architecture
  • 17.3.4 ASIC/accelerator architecture
  • 17.3.5 Reconfigurable architecture
  • 17.4 Integration
  • 17.5 Conclusion and future directions
  • 17.5.1 CPU
  • 17.5.2 Graphics processing units
  • 17.5.3 Accelerators
  • 17.5.4 Field programmable gate array
  • 17.5.5 Emerging architectures
  • References

Inspec keywords: parallel architectures; graphics processing units; multiprocessing systems

Other keywords: system-on-chip; target computing domains; architectural innovation; graphics processing units; desktop domain; manycore processor architectures; mobile systems

Subjects: Multiprocessing systems; Microprocessor chips; Parallel architecture

Preview this chapter:
Zoom in
Zoomout

Manycore processor architectures, Page 1 of 2

| /docserver/preview/fulltext/books/pc/pbpc022e/PBPC022E_ch17-1.gif /docserver/preview/fulltext/books/pc/pbpc022e/PBPC022E_ch17-2.gif

Related content

content/books/10.1049/pbpc022e_ch17
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading
This is a required field
Please enter a valid email address