Prospective current mode approach for on-chip interconnects in integrated circuit designs

Prospective current mode approach for on-chip interconnects in integrated circuit designs

For access to this article, please select a purchase option:

Buy chapter PDF
(plus tax if applicable)
Buy Knowledge Pack
10 chapters for $120.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Your details
Why are you recommending this title?
Select reason:
VLSI and Post-CMOS Electronics. Volume 2: Devices, circuits and interconnects — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

In today's sophisticated nanoera and miniaturised densely packed integrated circuit (IC) designs, on-chip interconnects have become one of the dominant governing factors in determining the overall performance of very large scale integration (VLSI) system. In pursuit to attain high performance, to quench the thirst of continuously increasing demands of semiconductor VLSI industry and to boost up the integrated applications on the calculated limited silicon chip area, hunt for new potential and prospective design techniques have always been on priority and rigorously explored by several researchers. Current mode approach for on-chip interconnects is one of the aptly suited signalling schemes and effective performance improvement techniques for high-end IC designs. An accurate analytical model formulation of on-chip interconnects together with prospective current mode signalling (CMS) scheme and evaluating their performance are crucial and important issue. In this chapter, explicit expressions of various performance metrics for on-chip interconnects are formulated. The performance of interconnects using two varying signalling schemes namely conventional voltage and advanced current mode is investigated. The various performance metrics considered are voltage swing over interconnect line, delay, power dissipation, energy dissipation and bandwidth. It is found that voltage mode signalling (VMS) has advantage of reduced power and energy dissipation of nearly 8.6% and 9.2%, respectively, as compared to CMS scheme. It is also investigated that CMS has about 53% lesser delay and 161% higher bandwidth than VMS scheme. The effect of interconnect length and pulse period variations on the performance parameters of the interconnect using VMS and CMS schemes are also analysed. The proposed analytical model results are validated using SPICE simulation EDA tool and high level of accuracy has been realised. The present work keenly focuses on advanced current mode approach and henceforth analysing the effectiveness of different signalling schemes for high performance on-chip VLSI interconnects in ICs.

Chapter Contents:

  • 9.1 Introduction
  • 9.2 Different signalling techniques–voltage and current modes
  • 9.3 Modelling and performance analysis of interconnect systems
  • 9.3.1 Voltage swing over interconnects
  • 9.3.2 Propagation delay
  • 9.3.3 Power and energy dissipation
  • 9.3.4 Bandwidth
  • 9.4 Case studies
  • 9.4.1 Case study I: performance analysis of on-chip interconnects with varying interconnect lengths
  • 9.4.2 Case study II: performance analysis of on-chip interconnects with varying input signal pulse periods the interconnect
  • 9.5 Summary
  • Acknowledgements
  • References

Inspec keywords: integrated circuit modelling; integrated circuit interconnections; VLSI; elemental semiconductors; current-mode circuits; silicon; integrated circuit design

Other keywords: on-chip VLSI; integrated circuit designs; very large scale integration system; interconnect line; silicon chip area; voltage mode signalling; current mode signalling scheme; on-chip interconnects; high-end IC designs; advanced current mode approach; CMS scheme

Subjects: Semiconductor integrated circuit design, layout, modelling and testing; Metallisation and interconnection technology

Preview this chapter:
Zoom in

Prospective current mode approach for on-chip interconnects in integrated circuit designs, Page 1 of 2

| /docserver/preview/fulltext/books/cs/pbcs073g/PBCS073G_ch9-1.gif /docserver/preview/fulltext/books/cs/pbcs073g/PBCS073G_ch9-2.gif

Related content

This is a required field
Please enter a valid email address