Modelling interconnects for future VLSI circuit applications

Modelling interconnects for future VLSI circuit applications

For access to this article, please select a purchase option:

Buy chapter PDF
(plus tax if applicable)
Buy Knowledge Pack
10 chapters for $120.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Your details
Why are you recommending this title?
Select reason:
VLSI and Post-CMOS Electronics. Volume 2: Devices, circuits and interconnects — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

This chapter discusses the various methods of electrical modelling of CNT- and GNR-based nano-interconnects. It also presents the ABCD parameter matrix-based method for the modelling of performance and signal integrity effects in CNT- and GNR-based VLSI nano-interconnects. The developed methodology is proven to be almost 100% accurate as SPICE with huge reduction in the computational burden. It is pointed out that both CNTs and GNRs have tremendous potential in becoming the next generation VLSI interconnects.

Chapter Contents:

  • 7.1 Issues with nano-electronic interconnects
  • 7.2 Electrical equivalent circuit modelling of CNT-and GNR-based interconnects
  • 7.2.1 Equivalent circuit parameters of SWCNT
  • 7.2.2 Equivalent RLC parameters of SWCNT bundle
  • 7.2.3 Equivalent RLC parameters of MWCNT bundle interconnect
  • Equivalent RLC parameters of an isolated large diameter MWCNT bundle interconnect
  • Equivalent RLC parameters of an isolated small diameter MWCNT bundle interconnect
  • 7.2.4 Equivalent RLC parameters of DWCNT bundle
  • 7.2.5 Electrical modelling of multilayer graphene nanoribbon interconnects
  • 7.3 Delay estimation of CNT-and GNR-based nano-interconnects
  • 7.3.1 ABCD parameter-based delay model
  • 7.4 Crosstalk modelling of CNT and GNR interconnects
  • 7.4.1 Crosstalk and transient analysis in interconnects
  • 7.4.2 ABCD parameter-based approach
  • 7.4.3 Simulation methodology
  • 7.5 Modelling of reliability issues in CNT and GNR interconnects
  • 7.6 Summary and future work
  • References

Inspec keywords: VLSI; integrated circuit interconnections; graphene; nanoribbons; SPICE; nanoelectronics; carbon nanotubes

Other keywords: carbon nanotubes; electrical modelling; GNR-based VLSI nanointerconnects; VLSI circuit applications; C; CNT-based VLSI nanointerconnects; ABCD parameter matrix-based method; signal integrity effects; next generation VLSI interconnects; graphene nanoribbons; performance modelling

Subjects: Fullerene, nanotube and related devices; Semiconductor integrated circuit design, layout, modelling and testing; Metallisation and interconnection technology

Preview this chapter:
Zoom in

Modelling interconnects for future VLSI circuit applications, Page 1 of 2

| /docserver/preview/fulltext/books/cs/pbcs073g/PBCS073G_ch7-1.gif /docserver/preview/fulltext/books/cs/pbcs073g/PBCS073G_ch7-2.gif

Related content

This is a required field
Please enter a valid email address