http://iet.metastore.ingenta.com
1887

Assessment of SiGe/Si heterojunction tunnel field-effect transistor for digital VLSI circuit applications

Assessment of SiGe/Si heterojunction tunnel field-effect transistor for digital VLSI circuit applications

For access to this article, please select a purchase option:

Buy chapter PDF
$16.00
(plus tax if applicable)
Buy Knowledge Pack
10 chapters for $120.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Name:*
Email:*
Your details
Name:*
Email:*
Department:*
Why are you recommending this title?
Select reason:
 
 
 
 
 
VLSI and Post-CMOS Electronics. Volume 2: Devices, circuits and interconnects — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

In this chapter, we report p+-n+-i-n+ (n -type) and n+-p+-i-p+ (p -type) SiGe/Si hetero double gate tunnel field-effect transistor (TFET) (H-DGTFET) for low power circuit applications. To achieve the optimum performance of the above devices, the Silicon (Si) and Germanium (Ge) composition of 30% and 70% (SiO3 Ge0.7), respectively, considered in source region, and a heavily doped (HD) layer placed in the channel near the source-channel junction are employed. Due to lower tunnel resistance offered by SiGe, the technology computer aided design (TCAD) device simulations of both the configurations show superior results in terms of DC and analog/radio frequency (RF) parameters as compared to the conventional TFETs. However, linearity of n-type device is analyzed in terms of VIP2, VIP3, and PldB. Furthermore, the circuit-level performance assessment is done by implementing complementary primary digital circuits (such as an inverter, NAND, and NOR logics) using lookup table-based Verilog-A model of the H-DGTFET. Comparison table shows impressive results in terms of digital performance parameters such as static noise margin (SNM), noise margin high (NMH ), noise margin low (NML ), high-to -low delay (τphl ), low-to-high delay (τphl,), and propagation delay (τp) as compared to the recently reported work

Chapter Contents:

  • 3.1 Introduction
  • 3.2 Device architecture, simulation setup, and device performance
  • 3.3 Proposed H-DGTFET device modelling
  • 3.4 Digital circuit implementation
  • 3.5 Summary
  • References

Inspec keywords: field effect transistors; digital integrated circuits; semiconductor device models; tunnel transistors; silicon; VLSI; Ge-Si alloys

Other keywords: lookup table-based Verilog-A model; p+-n+-i-n+ (n -type) and n+-p+-i-p+ hetero double gate tunnel field-effect transistor; circuit-level performance assessment; heterojunction tunnel field-effect transistor; analog parameters; DC parameters; n-type device linearity; digital VLSI circuit applications; SiGe-Si; H-DGTFET; tunnel resistance; source region; static noise margin; complementary primary digital circuits; technology computer aided design device simulations; p -type hetero double gate tunnel field-effect transistor; radio frequency parameters

Subjects: Semiconductor device modelling, equivalent circuits, design and testing; Other field effect devices

Preview this chapter:
Zoom in
Zoomout

Assessment of SiGe/Si heterojunction tunnel field-effect transistor for digital VLSI circuit applications, Page 1 of 2

| /docserver/preview/fulltext/books/cs/pbcs073g/PBCS073G_ch3-1.gif /docserver/preview/fulltext/books/cs/pbcs073g/PBCS073G_ch3-2.gif

Related content

content/books/10.1049/pbcs073g_ch3
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading
This is a required field
Please enter a valid email address