http://iet.metastore.ingenta.com
1887

Design of through silicon vias for improved performance in 3D IC applications

Design of through silicon vias for improved performance in 3D IC applications

For access to this article, please select a purchase option:

Buy chapter PDF
$16.00
(plus tax if applicable)
Buy Knowledge Pack
10 chapters for $120.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Name:*
Email:*
Your details
Name:*
Email:*
Department:*
Why are you recommending this title?
Select reason:
 
 
 
 
 
VLSI and Post-CMOS Electronics. Volume 2: Devices, circuits and interconnects — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

This chapter discusses the design aspects of TSVs for 3D -IC applications. To improve the performance of TSVs, different insulating liners with low dielectric constants are used in place of the conventional insulating liner. Moreover, it has been noticed that the TSVs with copper filler material faces many problems such as skin effect, high resistance and electromigration effects. In order to overcome these problems and to improve the signal integrity, multiwalled carbon nanotubes (MWCNTs) are used that further improves the performance of TSVs. All the proposed structures are designed using the industry standard HSPICE simulator. The performance improvements in the proposed structures are verified by comparing the results with the conventional TSVs.

Chapter Contents:

  • 10.1 Introduction
  • 10.2 Classification of insulating liners
  • 10.3 Major challenges for TSV implementation
  • 10.3.1 Designing
  • 10.3.2 Cost
  • 10.3.3 Manufacturing
  • 10.3.4 Warpage
  • 10.3.5 Testing
  • 10.4 CNT-based TSVs possibilities
  • 10.4.1 Large contact resistance
  • 10.4.2 Chirality control
  • 10.4.3 Defect free CNTs
  • 10.4.4 CNT growth at high temperature
  • 10.4.5 Densely packed CNT bundles
  • 10.5 Modelling of MWCNT-based TSVs with SiO2
  • 10.6 Modelling of MWCNT-based TSVs with polymer
  • 10.7 Performance investigation of MWCNT-based TSV
  • 10.7.1 In-phase delay, out-phase delay and crosstalk noise
  • 10.7.2 Power dissipation, power and energy delay products
  • 10.8 Summary
  • References

Inspec keywords: three-dimensional integrated circuits; multi-wall carbon nanotubes; permittivity; copper; integrated circuit design

Other keywords: industry standard HSPICE simulator; insulating liner; Cu; 3D IC applications; copper filler material; TSV performance; through silicon vias design; multiwalled carbon nanotubes; MWCNTs; low dielectric constants; signal integrity

Subjects: Semiconductor integrated circuit design, layout, modelling and testing

Preview this chapter:
Zoom in
Zoomout

Design of through silicon vias for improved performance in 3D IC applications, Page 1 of 2

| /docserver/preview/fulltext/books/cs/pbcs073g/PBCS073G_ch10-1.gif /docserver/preview/fulltext/books/cs/pbcs073g/PBCS073G_ch10-2.gif

Related content

content/books/10.1049/pbcs073g_ch10
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading
This is a required field
Please enter a valid email address