Protection of fault-secured IP cores using digital signature-based watermarks

Protection of fault-secured IP cores using digital signature-based watermarks

For access to this article, please select a purchase option:

Buy chapter PDF
(plus tax if applicable)
Buy Knowledge Pack
10 chapters for $120.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Your details
Why are you recommending this title?
Select reason:
Frontiers in Securing IP Cores: Forensic detective control and obfuscation techniques — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

This chapter discusses forensic detective control using digital signature-based watermarks for fault-secured digital signal processing (DSP) cores or integrated circuits. The chapter provides detailed insight on the utility of the digital signature process for fault-secured DSP cores, which is an extension of Chapter 3. This chapter includes a discussion on transient fault security, generating loop unrolled control data flow graphs representing DSP cores, fault-secured IP core protection using forensic detective control of a digital signature, the methodology of implanting digital signature - watermarking constraints covertly into an IP core design, and the respective design process. The chapter is organized as follows: Section 4.1 introduces the background to IP cores and their countermeasures as well as the background on fault-secured IP cores; Section 4.2 discusses the threat model for which a digital-signature approach is applicable; Section 4.3 provides a discussion on contemporary IP core-protection approaches for DSP cores; Section 4.4 explains forensic detective control using a digital signature-based watermark; Section 4.5 presents a case study of the digital signature process for securing fault-secured FIR filters; Section 4.6 presents an analysis and comparison of digital signature-based watermarks for various fault-secured DSP cores; Section 4.7 concludes the chapter.

Chapter Contents:

  • 4.1 Introduction
  • 4.1.1 Background on different IP core threats and countermeasures
  • 4.1.2 Brief description of fault security for IP cores
  • 4.2 Threat model
  • 4.3 Selected contemporary approaches
  • 4.3.1 Discussion on similar approaches
  • 4.4 Forensic detective control of fault-secured IP cores using digital signature-based watermarks
  • 4.4.1 Input/output
  • 4.4.2 Fault-secured DSP-IP cores protection framework
  • 4.4.3 Signature detection process
  • 4.5 Case study on a fault-secured, finite impulse response (FIR) filter
  • 4.5.1 Constructing a transient fault secured DSP design
  • 4.5.2 Generating the digital signature
  • 4.5.3 Embedding the digital signature
  • 4.6 Analysis of case studies - DSP cores
  • 4.6.1 Security analysis
  • 4.6.2 Design cost analysis
  • Comparison with baseline design in terms of storage hardware
  • 4.7 Conclusion
  • 4.8 Questions and exercises
  • References

Inspec keywords: digital signatures; microprocessor chips; watermarking; data flow graphs; digital signal processing chips; FIR filters

Other keywords: digital signature process; watermarking constraints; integrated circuits; fault-secured IP cores; digital-signature approach; fault-secured IP core protection; IP core design; loop unrolled control data flow graphs; transient fault security; digital signature-based watermark; fault-secured DSP cores; forensic detective control; fault-secured FIR filters; fault-secured digital signal processing cores; contemporary IP core-protection approaches

Subjects: Combinatorial mathematics; Data security; Digital signal processing chips; Microprocessors and microcomputers; Filtering methods in signal processing; Cryptography; Combinatorial mathematics; Digital signal processing chips; Digital signal processing; Microprocessor chips; Logic circuits

Preview this chapter:
Zoom in

Protection of fault-secured IP cores using digital signature-based watermarks, Page 1 of 2

| /docserver/preview/fulltext/books/cs/pbcs067e/PBCS067E_ch4-1.gif /docserver/preview/fulltext/books/cs/pbcs067e/PBCS067E_ch4-2.gif

Related content

This is a required field
Please enter a valid email address