http://iet.metastore.ingenta.com
1887

Forensic detective control using hardware steganography for IP core protection

Forensic detective control using hardware steganography for IP core protection

For access to this article, please select a purchase option:

Buy chapter PDF
$16.00
(plus tax if applicable)
Buy Knowledge Pack
10 chapters for $120.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Name:*
Email:*
Your details
Name:*
Email:*
Department:*
Why are you recommending this title?
Select reason:
 
 
 
 
 
Frontiers in Securing IP Cores: Forensic detective control and obfuscation techniques — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

This chapter discusses forensic detective control using hardware steganography for intellectual property (IP) cores or integrated circuits. The chapter is organized as follows: Section 2.1 introduces the utility or applications of hardware steganography; Section 2.2 discusses the threat model for which hardware steganography is applicable; Section 2.3 presents comparative study on contemporary approaches; Section 2.4 explains the IP core steganography model; Section 2.5 discusses forensic detective control using hardware steganography for digital signal processing (DSP) cores; Section 2.6 presents the design process of the hardware steganography process for DSP cores; Section 2.7 analyses security properties of hardware steganography; Section 2.8 presents an analysis and comparison of hardware steganography with watermarking for different DSP IP cores; finally, Section 2.9 concludes the chapter.

Chapter Contents:

  • 2.1 Introduction
  • 2.2 Threat model
  • 2.3 Selected contemporary approaches
  • 2.3.1 Steganography versus watermarking versus cryptography
  • 2.3.2 Limitations of hardware watermarking
  • 2.4 IP core steganography model
  • 2.5 Forensic detective control using hardware (IP core) steganography
  • 2.5.1 Problem solved by hardware steganography
  • 2.5.2 Steganography framework
  • 2.5.3 Detection (extraction) of steganography
  • 2.5.4 Demonstration
  • 2.6 Design process of a steganography-embedded IP core: a case study on 8-point DCT
  • 2.6.1 Pre-processing phase before steganography
  • 2.6.2 Stego-constraints implantation phase
  • 2.7 Security features of hardware steganography
  • 2.7.1 Security properties
  • 2.7.2 How does steganography handle threats and attacks?
  • 2.8 Analysis of case studies
  • 2.8.1 Security analysis
  • 2.8.1.1 Comparison with the contemporary approach (hardware watermarking) for DSP cores
  • 2.8.2 Design cost analysis
  • 2.8.2.1 Comparison with the contemporary approach (hardware watermarking) for DSP cores
  • 2.9 Conclusion
  • 2.10 Questions and Exercises
  • References

Inspec keywords: digital signal processing chips; steganography

Other keywords: hardware steganography process; IP core steganography model; forensic detective control; security properties; integrated circuits; IP core protection

Subjects: Data security; Cryptography

Preview this chapter:
Zoom in
Zoomout

Forensic detective control using hardware steganography for IP core protection, Page 1 of 2

| /docserver/preview/fulltext/books/cs/pbcs067e/PBCS067E_ch2-1.gif /docserver/preview/fulltext/books/cs/pbcs067e/PBCS067E_ch2-2.gif

Related content

content/books/10.1049/pbcs067e_ch2
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading
This is a required field
Please enter a valid email address