http://iet.metastore.ingenta.com
1887

Introduction to hardware (IP) security: forensic detective control and obfuscation of digital signal processing (DSP) cores

Introduction to hardware (IP) security: forensic detective control and obfuscation of digital signal processing (DSP) cores

For access to this article, please select a purchase option:

Buy chapter PDF
$16.00
(plus tax if applicable)
Buy Knowledge Pack
10 chapters for $120.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Name:*
Email:*
Your details
Name:*
Email:*
Department:*
Why are you recommending this title?
Select reason:
 
 
 
 
 
Frontiers in Securing IP Cores: Forensic detective control and obfuscation techniques — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

This chapter introduces the reader to the concepts of hardware security as well as exposing them to the new frontiers on hardware (intellectual property (IP) core) security from the perspective of forensic detective control mechanisms and obfuscation techniques. The book explicitly emphasizes the emerging solutions in the literature on hardware security of digital signal processing (DSP) cores. This has not been covered in any book so far. The reader is expected to have some foundational knowledge of very-large scale integration (VLSI), digital hardware design flow, high-level synthesis (HLS) and optimization. The readers can use IP Core Protection and Hardware-Assisted Security for Consumer Electronics to gain some pre-knowledge in the field.

Chapter Contents:

  • 1.1 Hardware security: an introduction
  • 1.2 Hardware security of DSP cores: using high-level synthesis (HLS) framework or ESL
  • 1.3 Security: energy trade-off in high-level synthesis for hardware security of DSP cores
  • 1.4 Design space exploration systems used in HLS: utility in performing energy or area-security trade-offs
  • 1.4.1 Genetic algorithm (GA)-based design space exploration framework
  • 1.4.2 Particle swarm optimization (PSO)-based design space exploration framework
  • 1.4.3 Bacterial foraging optimization algorithm (BFOA)-based design space exploration framework
  • 1.4.4 Firefly algorithm (FA)-based design space exploration framework
  • 1.5 Comparative perspective of different security techniques used for DSP cores
  • 1.5.1 Hardware watermarking versus hardware steganography
  • 1.5.2 Hardware watermarking versus digital signature
  • 1.5.3 Hardware fingerprinting versus hardware steganography
  • 1.5.4 Hardware obfuscation versus digital signature
  • 1.6 Conclusion
  • 1.7 Questions and exercises
  • References

Inspec keywords: digital forensics; digital signal processing chips; industrial property

Other keywords: consumer electronics; IP core protection; VLSI; optimization; hardware security; very-large scale integration; digital hardware design flow; forensic detective control mechanisms; HLS; intellectual property; high-level synthesis; hardware-assisted security; digital signal processing core obfuscation; DSP cores; IP security

Subjects: Digital signal processing chips; Digital signal processing chips

Preview this chapter:
Zoom in
Zoomout

Introduction to hardware (IP) security: forensic detective control and obfuscation of digital signal processing (DSP) cores, Page 1 of 2

| /docserver/preview/fulltext/books/cs/pbcs067e/PBCS067E_ch1-1.gif /docserver/preview/fulltext/books/cs/pbcs067e/PBCS067E_ch1-2.gif

Related content

content/books/10.1049/pbcs067e_ch1
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading
This is a required field
Please enter a valid email address