Asynchronous circuits for dynamic voltage scaling

Asynchronous circuits for dynamic voltage scaling

For access to this article, please select a purchase option:

Buy chapter PDF
(plus tax if applicable)
Buy Knowledge Pack
10 chapters for $120.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Your details
Why are you recommending this title?
Select reason:
Asynchronous Circuit Applications — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

We have presented the appropriateness of the QDI (and pseudo-QDI) asynchronous -logic design approach to realize circuits and systems suitable for full -range DVS (from the nominal voltage near- V t voltage sub- V t voltage regions). Both block -level and gate -level pipeline structures have been presented. Using the block -level pipeline structure, we have presented an SSAVS system embodying block -level QDI asynchronous pipelines for a WSN with the objective of lowest possible power operation for the prevailing throughput and circuit conditions-V DD adjusted to within 50 mV of the minimum voltage, yet high operational robustness with minimal overheads. High robustness has been achieved by adopting the asynchronous QDI protocols, and the embodiment of our proposed PCSL. A reduced -overhead design has further been shown by adopting the asynchronous pseudo-QDI protocols, and the embodiment of PCSL. Using the gate -level pipeline structure, we have presented our proposed SABB cell design approach and evaluated an asynchronous QDI KS pipeline adder embodying SABB for full -range DVS operation. In summary, we show that QDI (and pseudo-QDI) asynchronous -logic, coupled with either PCSL or SABB cell design approaches, provides a low-cost high -reliability solution for circuits and systems exclusively designed for error free DVS.

Chapter Contents:

  • 2.1 Introduction
  • 2.2 Block-level asynchronous circuits
  • 2.2.1 Quasi-delay-insensitive (QDI) sub-threshold self-adaptive VDD scaling (SSAVS)
  • SSAVS system design
  • Precharged-static-logic (PCSL)
  • Block-level QDI asynchronous FRM FB
  • Circuit realization and measurement results
  • 2.2.2 Pseudo-quasi-delay-insensitive sub-threshold self-adaptive VVDD scaling (SSAVS)
  • Asynchronous pseudo-QDI realization approach
  • Timing analysis on the proposed pseudo-QDI realization approach
  • Circuit realization and measurement results
  • 2.3 Gate-level asynchronous circuits
  • 2.3.1 Sense-amplifier half buffer (SAHB)
  • 2.3.2 Design example: Kogge–Stone (KS) 64-bit adder embodying SAHB
  • 2.4 Conclusions
  • References

Inspec keywords: asynchronous circuits; protocols; adders; logic design; circuit reliability; wireless sensor networks; logic gates

Other keywords: asynchronous circuits; SABB cell design approach; SSAVS system; asynchronous-logic design; PCSL; asynchronous pseudoQDI protocols; asynchronous QDI KS pipeline adder; full-range DVS operation; dynamic voltage scaling; block-level pipeline structures; block-level QDI asynchronous pipelines; WSN; reliability; gate-level pipeline structures; voltage 50 mV

Subjects: Reliability; Logic circuits; Digital circuit design, modelling and testing; Logic design methods; Logic and switching circuits; Logic elements

Preview this chapter:
Zoom in

Asynchronous circuits for dynamic voltage scaling, Page 1 of 2

| /docserver/preview/fulltext/books/cs/pbcs061e/PBCS061E_ch2-1.gif /docserver/preview/fulltext/books/cs/pbcs061e/PBCS061E_ch2-2.gif

Related content

This is a required field
Please enter a valid email address